KR910012938A - RMW transmission method for synchronization of processors - Google Patents
RMW transmission method for synchronization of processors Download PDFInfo
- Publication number
- KR910012938A KR910012938A KR1019890019311A KR890019311A KR910012938A KR 910012938 A KR910012938 A KR 910012938A KR 1019890019311 A KR1019890019311 A KR 1019890019311A KR 890019311 A KR890019311 A KR 890019311A KR 910012938 A KR910012938 A KR 910012938A
- Authority
- KR
- South Korea
- Prior art keywords
- rmw
- interlock
- receiving
- processor
- read
- Prior art date
Links
Landscapes
- Multi Processors (AREA)
Abstract
내용 없음.No content.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명의 동작을 나타내기 위한 블럭도.1 is a block diagram illustrating the operation of the present invention.
제2도는 본 발명의 데이터 전송 버스 요청기의 동작을 나타낸 플로우 챠트.2 is a flow chart showing the operation of the data transfer bus requester of the present invention.
제3도는 본 발명의 데이터 전송 버스 응답기의 동작을 나타낸 플로우 챠트.3 is a flow chart showing the operation of the data transfer bus responder of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019890019311A KR920000479B1 (en) | 1989-12-22 | 1989-12-22 | Rmw transmission method for synchronization of processors |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019890019311A KR920000479B1 (en) | 1989-12-22 | 1989-12-22 | Rmw transmission method for synchronization of processors |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910012938A true KR910012938A (en) | 1991-08-08 |
KR920000479B1 KR920000479B1 (en) | 1992-01-14 |
Family
ID=19293468
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019890019311A KR920000479B1 (en) | 1989-12-22 | 1989-12-22 | Rmw transmission method for synchronization of processors |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR920000479B1 (en) |
-
1989
- 1989-12-22 KR KR1019890019311A patent/KR920000479B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR920000479B1 (en) | 1992-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930008606A (en) | Devices to Prevent Processor Deadlocks in Multiprocessor Systems | |
KR860009352A (en) | Multiprocessor system device and communication method | |
KR910012924A (en) | Bus monitor to selectively catch errors that occur independently from multiple sources | |
KR920008746A (en) | Testable RAM Architecture in Microprocessors with Internal Cache Memory | |
KR880000859A (en) | Microprocessor | |
KR910001542A (en) | System for checking the comparison check function of the information processing device | |
KR910012938A (en) | RMW transmission method for synchronization of processors | |
KR910014819A (en) | Dual-Port Cache Tag Memory | |
KR960025046A (en) | Slave Storage Device Access Method and Data Processing System | |
KR910006852A (en) | Memory control system and method | |
JP2580558B2 (en) | Interface device | |
KR910006984A (en) | Image memory | |
KR940015903A (en) | Space / Buffer Management Method of Transaction Processing System | |
KR930010755A (en) | Method for Diagnosing Interrupt Function Failure and Recovering Data between Processors in Multiprocessor | |
KR920006865A (en) | Shared terminal management system and management method using memory card | |
KR930020277A (en) | Data transfer method using shared memory | |
KR940015902A (en) | Log / Recovery Management Method of Transaction Processing System | |
KR970049721A (en) | Shared file system | |
KR930011494A (en) | FIFO memory test method | |
KR910012956A (en) | Transmission Response Method in Multiprocessor System | |
KR930015935A (en) | TD bus interface method of network synchronizer | |
KR970049389A (en) | Processing method for message printing in multiprocess system | |
JPS5478036A (en) | Control system of multiplexing memory unit | |
KR870003510A (en) | Memory connection state detection circuit | |
KR960042409A (en) | How to transfer data between processes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20011228 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |