KR910012917A - Word Deinterleave Circuit - Google Patents
Word Deinterleave Circuit Download PDFInfo
- Publication number
- KR910012917A KR910012917A KR1019890018650A KR890018650A KR910012917A KR 910012917 A KR910012917 A KR 910012917A KR 1019890018650 A KR1019890018650 A KR 1019890018650A KR 890018650 A KR890018650 A KR 890018650A KR 910012917 A KR910012917 A KR 910012917A
- Authority
- KR
- South Korea
- Prior art keywords
- data
- clock
- word
- byte
- rams
- Prior art date
Links
Landscapes
- Error Detection And Correction (AREA)
Abstract
내용 없음.No content.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명의 회로도.1 is a circuit diagram of the present invention.
제2도는 데이타의 전송 형태를 나타낸 도면.2 is a diagram showing a form of data transmission.
제3도의 (가)는 제1도내의 256바이트 RAM의 영역 할당도.(A) of FIG. 3 shows the area allocation of 256-byte RAM in FIG.
(나)는 제1도내의 어드레스 발생 ROM에 기억된 내용.(B) shows the contents stored in the address generation ROM in FIG.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR89018650A KR970006015B1 (en) | 1989-12-15 | 1989-12-15 | Word deinterleave circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR89018650A KR970006015B1 (en) | 1989-12-15 | 1989-12-15 | Word deinterleave circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910012917A true KR910012917A (en) | 1991-08-08 |
KR970006015B1 KR970006015B1 (en) | 1997-04-23 |
Family
ID=19292961
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR89018650A KR970006015B1 (en) | 1989-12-15 | 1989-12-15 | Word deinterleave circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970006015B1 (en) |
-
1989
- 1989-12-15 KR KR89018650A patent/KR970006015B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR970006015B1 (en) | 1997-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR850008017A (en) | CMOS input / output circuit | |
KR920007341A (en) | Method and apparatus for converting ECL signal to CMOS signal | |
KR840005958A (en) | Aligner of digital transmission system | |
KR970049482A (en) | State machine design for generating half-full and half-empty flags in asynchronous FIFOs | |
EP0297581A3 (en) | Pseudo-noise sequence generator | |
KR910012917A (en) | Word Deinterleave Circuit | |
KR930005033A (en) | Nonvolatile Memory Circuit | |
KR920020860A (en) | A / D Converter | |
KR960706227A (en) | Combined programmable logic array and array logic | |
KR960036681A (en) | Motion compensation device to eliminate blocking | |
US4296480A (en) | Refresh counter | |
KR960032930A (en) | Data transfer circuit | |
KR970051119A (en) | First-in, first-out buffer memory device and its status flag generation method | |
KR930018868A (en) | Code generator | |
KR920009074A (en) | N-bit digital pulse generator using personal computer | |
KR880000961A (en) | Video memory | |
KR0155718B1 (en) | Apparatus for generating synchronization data | |
KR980006915A (en) | Max value extractor | |
KR960001978A (en) | Barrel shifter circuit | |
KR970059892A (en) | Data interface device | |
KR960018906A (en) | Internal address generator | |
KR960040071A (en) | Time switch of electronic changer | |
JPS5617454A (en) | Information processor | |
KR900017365A (en) | Font image expansion circuit of character code | |
KR910015140A (en) | Virtual Subframe Signal Generation Circuit for Pulse Code Modulation Data Transmission |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
LAPS | Lapse due to unpaid annual fee |