KR910012871A - 리세트회로 - Google Patents
리세트회로 Download PDFInfo
- Publication number
- KR910012871A KR910012871A KR1019890019639A KR890019639A KR910012871A KR 910012871 A KR910012871 A KR 910012871A KR 1019890019639 A KR1019890019639 A KR 1019890019639A KR 890019639 A KR890019639 A KR 890019639A KR 910012871 A KR910012871 A KR 910012871A
- Authority
- KR
- South Korea
- Prior art keywords
- reset signal
- power supply
- supply voltage
- transistor
- output
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
- H03K3/2865—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable ensuring a predetermined initial state when the supply voltage has been applied; storing the actual state when the supply voltage fails
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
- H03K2017/226—Modifications for ensuring a predetermined initial state when the supply voltage has been applied in bipolar transistor switches
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Electronic Switches (AREA)
Abstract
내용 없음.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명에 따른 리세트 회로도.
Claims (2)
- 리세트회로에 있어서, 전원전압이 변동하여 상승 또는 하강될때 리세트 신호를 출력하는 리세트신호 출력부(10)와, 상기 전원전압의 하강시 상기 리세트신호 출력부(10)의 출력이 정확한 리세트신호가 되도록 하는 리세트 신호 정형부(20)로 구성됨을 특징으로 하는 리세트회로.
- 제1항에 있어서, 리세트신호 정형부(20)가 전원전압의 변동에 따라 온,오프되는 트랜시스터와, 상기 전원전압이 상승될때 충전되며 상기 전원전압이 소정의 전압으로 하강될때 상기 트랜지스터를 온시켜 상기 리세트신호 출력부(10)에서 정확한 리세트신호가 출력되도록 하는 캐패시터와, 상기 전원전압이 상승할때 상기 캐패시터에 상기 전원전압이 충전되도록 하는 다이오드와, 상기 트랜지스터의 바이어스저항 및 상기 트랜지스터의 출력을 풀업하는 저항으로 구성됨을 특징으로 하는 리세트회로.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019890019639A KR920009191B1 (ko) | 1989-12-27 | 1989-12-27 | 리세트회로 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019890019639A KR920009191B1 (ko) | 1989-12-27 | 1989-12-27 | 리세트회로 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR910012871A true KR910012871A (ko) | 1991-08-08 |
| KR920009191B1 KR920009191B1 (ko) | 1992-10-14 |
Family
ID=19293746
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019890019639A KR920009191B1 (ko) | 1989-12-27 | 1989-12-27 | 리세트회로 |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR920009191B1 (ko) |
-
1989
- 1989-12-27 KR KR1019890019639A patent/KR920009191B1/ko not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR920009191B1 (ko) | 1992-10-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR910012871A (ko) | 리세트회로 | |
| KR850002711A (ko) | 복소용량성 임피던스 | |
| KR840003159A (ko) | 인버어터 제어회로 | |
| KR850001611A (ko) | 반도체 메모리 | |
| KR890016571A (ko) | 차아지업 및 디스차아지업 회로를 이용한 기준전압 발생회로 | |
| KR900019538A (ko) | 구동기 회로 | |
| KR920008575A (ko) | 전원단자의 전원 전압에 의한 마이컴의 리셋 방법 | |
| KR860000740A (ko) | 프린터의 모터 드라이브(Motor drive)회로 | |
| SU1192119A1 (ru) | Одновибратор | |
| KR890012267A (ko) | 전자 경음기의 구동회로 | |
| SU620015A1 (ru) | Пороговое устройство | |
| JPS5797456A (en) | Voltage drop detecting circuit | |
| JPS5468184A (en) | Light emission diode driving circuit | |
| KR890007480A (ko) | 정전류회로 | |
| KR910013749A (ko) | 휴즈를 이용한 디코딩회로 | |
| JPS57124936A (en) | Initial set circuit for semiconductor integrated circuit | |
| KR910008535A (ko) | 마이크로 프로세서의 폭주현상(Run Away) 방지회로 | |
| KR970049211A (ko) | 정전압 전원회로 | |
| KR890001080A (ko) | 전압검출회로 | |
| KR850002926A (ko) | 바테리의 충전 감지회로 | |
| KR900007175A (ko) | Rc저역회로 | |
| JPS57116425A (en) | Power-on resetting circuit | |
| KR910012850A (ko) | 온도 제어 회로 | |
| KR860006728A (ko) | 마이크로 프로세서의 리세트회로 | |
| JPS57133723A (en) | Reset circuit with constant voltage |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| G160 | Decision to publish patent application | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20030929 Year of fee payment: 12 |
|
| LAPS | Lapse due to unpaid annual fee |