KR910008284Y1 - Vertical retrace line voltage generation device - Google Patents
Vertical retrace line voltage generation device Download PDFInfo
- Publication number
- KR910008284Y1 KR910008284Y1 KR2019870023962U KR870023962U KR910008284Y1 KR 910008284 Y1 KR910008284 Y1 KR 910008284Y1 KR 2019870023962 U KR2019870023962 U KR 2019870023962U KR 870023962 U KR870023962 U KR 870023962U KR 910008284 Y1 KR910008284 Y1 KR 910008284Y1
- Authority
- KR
- South Korea
- Prior art keywords
- voltage
- vertical
- return
- output
- transistor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
- H04N3/24—Blanking circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
- H04N3/18—Generation of supply voltages, in combination with electron beam deflecting
Abstract
내용 없음.No content.
Description
제1도는 본 고안 장치의 회로도.1 is a circuit diagram of the device of the present invention.
제2a도-제2d도는 제1도 회로의 각 부분에서의 파형도.2A-2D are waveform diagrams at each portion of the FIG. 1 circuit.
제3도는 종래 수직발진 장치의 회로도.3 is a circuit diagram of a conventional vertical oscillation device.
제4a도-제4c도는 제3도의 회로 각 부분에서의 파형도.4A to 4C are waveform diagrams at respective portions of the circuit of FIG.
본 고안은 TV수상기의 수직귀선전압 발생장치에 관한 것으로서 특히, 수직귀선기간이 극히 짧은 컴퓨터를 연결할 수 있도록 트랜지스터와 다이오드를 설치하여 수직귀선 기간을 줄일수 있는 수직 귀선전압 발생장치에 관한 것이다.The present invention relates to a vertical return voltage generator of a TV receiver, and more particularly, to a vertical return voltage generator that can reduce the vertical return period by installing a transistor and a diode to connect a computer having a very short vertical return period.
종래의 수직발진 장치는 제3도에서 도시된 바와 같이 수직발진 출력부(30)의 귀선전압 발생기(31)에서 28V의 전원(B+)이 인가됨과 동시에 전원(B+)이 다이오드(D1)를 통하여 귀선전압 발생기(31)의 제어단자(C)에 인가되도록 연결하며 귀선전압 발생기(31)의 출력은 단자(32)에 연결하되 제어단자c와 단자(32)사이에 콘덴서(C1)를 연결하여 된 구성으로서 단자(32)에서 수직귀선 주기에 따라 제4a도와 같은 파형이 발생되고 수직귀선 기간이 아닐때에는 제4a도의 '0'전위가 되므로 전원(B+)의 전압이 다이오드(D1)를 통하여 콘덴서(C1)에 충전된다.In the conventional vertical oscillation apparatus, as shown in FIG. 3, a 28V power source B + is applied from the retrace voltage generator 31 of the vertical oscillation output unit 30 and a power source B + is supplied through the diode D1. It is connected to be applied to the control terminal C of the retrace voltage generator 31, and the output of the retrace voltage generator 31 is connected to the terminal 32, and the condenser C1 is connected between the control terminal c and the terminal 32. In this configuration, the terminal 32 generates a waveform as shown in FIG. 4a according to the vertical retrace period, and when it is not in the vertical retrace period, it becomes the zero potential of FIG. 4a. It is charged to (C1).
충전된 콘덴서(C1)의 부극성 단자가 단자(32)에 연결되어 있으므로 귀선기간에 제4a도와 같은 펄스출력이 발생되면서 콘덴서(C1)의 귀선기간에 순간적으로 충전되었던 귀선의 전압은 콘덴서 전위에 겹쳐져서 제4b도와 같이 발생되므로 결과적으로 출력단자(33)에는 제4e도와 같은 출력파형 발생되나 실제로 수직발진 출력부(30)에는 전원(B+)이 17V정도만 인가되면 정상 동작된다.Since the negative terminal of the charged capacitor C1 is connected to the terminal 32, the pulse output as shown in FIG. 4A is generated in the return period, and the voltage of the return that has been instantaneously charged in the return period of the capacitor C1 is applied to the capacitor potential. Since overlapping occurs as shown in FIG. 4B, the output terminal 33 generates an output waveform as shown in FIG. 4E, but when the power supply B + is applied to the vertical oscillation output unit 30 only about 17V, it operates normally.
그러나, 이와 같은 종래 장치에 의하면 수직귀선 기간이 극히 짧은 신호에서는 수직출력 귀선시간으로 만족할 수 없게되어 정상작동이 되지 않으며 실제 수직발진 출력부에는 작동전압(17V)보다 높은 전압(28V)이 인가되어서 전력소비가 크게 되는 단점이 있다.However, according to such a conventional apparatus, in a signal having a very short vertical return period, the vertical output return time cannot be satisfied, and thus, normal operation does not occur. Actually, a voltage (28 V) higher than the operating voltage (17 V) is applied to the vertical oscillation output part. There is a disadvantage that the power consumption is large.
본 고안은 이러한 종래의 단점을 해결하기 위하여 트랜지스터와 다이오드를 설치하여 예를 들어 58V의 고전압을 수직발진기에 순간적으로 공급하도록 하여 귀선시간을 줄여 수직귀선 기간이 극히 짧은 컴퓨터 신호를 연결할 수 있는 수직귀선 전압 발생장치를 제공하는 것을 목적으로 하며, 이하 첨부된 도면을 참조하면서 본 장치의 작용효과를 설명하면 다음과 같다.In order to solve the above-mentioned disadvantages, the present invention installs transistors and diodes to supply a high voltage of 58V to the vertical oscillator instantaneously to reduce the turnaround time so that the vertical return can be connected to a computer signal with a very short vertical turnaround period. An object of the present invention is to provide a voltage generator, the following describes the operation and effect of the present invention with reference to the accompanying drawings.
제1도를 참조하면 본 고안 장치는 수직발진기(1)의 귀선전압 발생기(2)출력 전압을 전원(B1+)전압을 기준으로 하는 귀선전압 파형으로 출력시키기 위한 다이오드(D1)와, 수직귀선 기간에서 귀선전압 발생기(2)의 출력전압 피크치를 전원(B1+, B2+)전압의 가산값이 되도록 전원(B2+)을 귀선전압 발생기(2)의 제어단자(C)에 공급하는 트랜지스터(Q1)와, 귀선전압 발생기(2)의 출력을 반전시켜 트랜지스터(Q1)베이스에 공급하기 위한 트랜지스터(Q2)와, 수직발진기(1)의 최종 출력전압을 전원(B2+)전압으로 클램프시키는 다이오드(D3)를 구비하여 구성된 것으로 미설명부호 R1-R4는 저항, D2는 다이오드이다.Referring to FIG. 1, the device of the present invention is perpendicular to a diode D1 for outputting a return voltage generator 2 of the vertical oscillator 1 as a return voltage waveform based on a power supply B 1 + voltage. In the retrace period, the power supply B 2 + is connected to the control terminal C of the retrace voltage generator 2 so that the peak value of the output voltage of the retrace voltage generator 2 becomes the added value of the power (B 1 +, B 2 +) voltages. supply the final output voltage of the transistor (Q2), and a vertical oscillator (1) to invert the output of the transistor (Q1), and a flyback voltage generator (2) for supplying feed to the transistor (Q1), the base (B 2 +) It is configured with a diode (D3) clamped to a voltage, and reference numeral R1-R4 is a resistor, D2 is a diode.
이러한 본 고안 장치의 작용효과는 제2a도-제2d도를 참조하여 설명하면 먼저 수직귀선 기간이 아닐때에는 18V의 전원(B1+)이 수직발진기(1)의 귀선전압 발생기(2)의 입력과 제어단자(C)에 공급되어 수직발진기(1)가 작동되면서 귀선전압 발생기(2)의 출력은 제2a도와 같이된다.The operation and effect of the device of the present invention will be described with reference to Figs. 2a to 2d. First, when it is not in the vertical return period, the power supply B 1 + of 18V is input to the return voltage generator 2 of the vertical oscillator 1. And supplied to the control terminal (C) and the vertical oscillator 1 is operated, the output of the retrace voltage generator 2 is as shown in FIG. 2a.
따라서 귀선전압 발생기(2)의 출력은 저항(R3, R4)에 의하여 분압되어 트랜지스터(Q2)의 베이스에 인가되므로 트랜지스터(Q2)를 펄스기간동안 스위칭시키므로서 트랜지스터(Q2)를 펄스 기간동안 스위칭시키므로서 트랜지스터(Q2)의 콜렉터 즉 트랜지스터(Q1)의 베이스에는 제2b도와 같이 반전된 파형이 발생된다.Therefore, since the output of the retrace voltage generator 2 is divided by the resistors R3 and R4 and applied to the base of the transistor Q2, the transistor Q2 is switched during the pulse period while switching the transistor Q2 during the pulse period. The inverted waveform is generated at the collector of transistor Q2, that is, at the base of transistor Q1, as shown in FIG.
그런데, 트랜지스터(Q1)의 에미터에는 58V의 전원(B2+)이 공급되고 있으므로 제어단자(C)에는 제2c도와 같은 파형이 공급된다.However, the emitter of the transistor (Q1), the power (B + 2), because this is supplied to the control terminal (C) of 58V is supplied with the help of waveform 2c.
제2c도의 파형이 18V를 기준전위로 하고 있는 것은 18V의 전원(B1+)이 다이오드(D1)를 통하여 공급되고 있기 때문이다.It is that the first wave 18V 2c degrees to a reference potential because it is supplied via the power (B + 1), the diode (D1) of 18V.
따라서 수직발진기(1)의 출력에서는 70V이상이 되는 파형의 귀선전압 출력이 발생되는데 이 전압은 다이오드(D3)의 클램핑 작용에 의하여 제2d도에서와 같이 점선부위는 클램프되고 실선 부위는 58V정도의 출력이 발생된다.Therefore, the return voltage output of the waveform of 70V or more is generated at the output of the vertical oscillator 1, which is clamped by the diode D3, and the dotted line is clamped and the solid line is about 58V as shown in FIG. The output is generated.
이상에서 설명된 바와 같이 본 고안 장치에 의하면 수직발진 및 출력 구동전압을 낮추어서 공급하므로 전력소모를 줄일 수 있으며 58V의 고전위를 인가하여 귀선기간을 줄일 수 있어 수직귀선기간이 매우 짧은 컴퓨터 신호를 처리할 수 있어 수직 라스터가 영상신호와 겹치는 것을 방지할 수 있다.As described above, according to the device of the present invention, the power supply can be reduced by lowering the vertical oscillation and output driving voltage, and the return period can be reduced by applying a high potential of 58V, thereby processing a computer signal having a very short vertical return period. This prevents the vertical raster from overlapping the video signal.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019870023962U KR910008284Y1 (en) | 1987-12-30 | 1987-12-30 | Vertical retrace line voltage generation device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019870023962U KR910008284Y1 (en) | 1987-12-30 | 1987-12-30 | Vertical retrace line voltage generation device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR890015247U KR890015247U (en) | 1989-08-12 |
| KR910008284Y1 true KR910008284Y1 (en) | 1991-10-15 |
Family
ID=19271113
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019870023962U KR910008284Y1 (en) | 1987-12-30 | 1987-12-30 | Vertical retrace line voltage generation device |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR910008284Y1 (en) |
-
1987
- 1987-12-30 KR KR2019870023962U patent/KR910008284Y1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR890015247U (en) | 1989-08-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02171017A (en) | Device for generating reference voltage | |
| GB2312574A (en) | Parallel connected start-up circuit for crystal oscillator | |
| KR840009187A (en) | Deflection Circuit and Raster Distortion Compensator | |
| KR940015786A (en) | Analog Multiplier Operates at Low Supply Voltages | |
| JP2944667B2 (en) | Television device and its power supply | |
| KR910008284Y1 (en) | Vertical retrace line voltage generation device | |
| US5084811A (en) | Progressive start up device for a switching power supply | |
| US5365120A (en) | Data slicer with hold | |
| KR970019090A (en) | Voltage controlled oscillator having an oscillation frequency variation minimized in comparison with a power supply voltage variation | |
| USRE35745E (en) | Device for generating a reference voltage for a switching circuit including a capacitive bootstrap circuit | |
| KR800000997Y1 (en) | Vertical deflection circuit | |
| KR900000847Y1 (en) | Supply and receive circuit of voltage | |
| CA1283478C (en) | Vertical deflection current generator | |
| JPH08139574A (en) | Sawtooth wave signal generation circuit | |
| KR930000994Y1 (en) | Power supply circuit | |
| KR880003507A (en) | Deflection circuit | |
| JP2600401B2 (en) | Diode switch | |
| KR930007244Y1 (en) | Distortion compensating circuit for picture | |
| KR0140373B1 (en) | Automatic frequency oscillation controller | |
| JP2836548B2 (en) | Vertical deflection circuit | |
| JP2614290B2 (en) | GTO thyristor gate control device | |
| JPS6324698Y2 (en) | ||
| KR910000107Y1 (en) | Audio muting circuit | |
| KR910003041Y1 (en) | Monitors mode transfer adjustable signal generation circuit | |
| KR0160787B1 (en) | Low dissipation power circuit in monitor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 20010925 Year of fee payment: 11 |
|
| LAPS | Lapse due to unpaid annual fee |