KR910003477A - I / O Port Reduced Key Scan Circuit and Method - Google Patents

I / O Port Reduced Key Scan Circuit and Method Download PDF

Info

Publication number
KR910003477A
KR910003477A KR1019890009811A KR890009811A KR910003477A KR 910003477 A KR910003477 A KR 910003477A KR 1019890009811 A KR1019890009811 A KR 1019890009811A KR 890009811 A KR890009811 A KR 890009811A KR 910003477 A KR910003477 A KR 910003477A
Authority
KR
South Korea
Prior art keywords
port
data
sum
key
bit
Prior art date
Application number
KR1019890009811A
Other languages
Korean (ko)
Inventor
조택모
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019890009811A priority Critical patent/KR910003477A/en
Publication of KR910003477A publication Critical patent/KR910003477A/en

Links

Landscapes

  • Input From Keyboards Or The Like (AREA)

Abstract

내용 없음.No content.

Description

입출력포트 절감형 키이스캔회로 및 방법I / O Port Reduced Key Scan Circuit and Method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명 키이스회로도.2 is a Keith circuit diagram of the present invention.

제4도는 본 발명 키이스캔에 대한 데이타표.4 is a data table for the Keith can of the present invention.

제5도는 본 발명 키이스캔에 대한 신호흐름도.5 is a signal flow diagram of the present invention caniscan.

Claims (2)

접점 키이를 사용한 키이스캔시스템에 있어서, 마이콤(32)의 입력포트(I0 - I7)에 저항(R1 - R8)을 연결하고, 키이선택시 상기 입력포트(I0 - I7)중 2라인과 전원(B-)측이 동시접속되게 구성하여 된 것을 특징으로 하는 입출력포트 절감형 키이스켄회로.In the case scan system using a contact key, the resistors R1-R8 are connected to the input ports I0-I7 of the microcomputer 32, and when the key is selected, two lines of the input ports I0-I7 and the power supply ( B -) side is reduced input and output ports, it characterized in that a simultaneous access to be configurable Keith Ken circuit. 키이번호 가산데이타(SUM)를 초기화한후 포트수를 감산하여 포트수데이타(ADD)에 저장한 상태에서 포트데이타를 저장하고(102), 상기 포트데이타의 짝수, 홀수를 판별하여(104), 짝수로 되면 상기 가산데이터(SUM)와 포트수데이타(ADD)를 가산연산하여 가산데이타(SUM)로 처리하고(1O5), 상기 포트수데이타(ADD)를 감산한후 상기 포트데이타를 좌로 1비트 쉬프트하여 상키 판별과정(104)을 반복수행하며, 포트데이타가 홀수로되면 이를 좌로 1비트 쉬프트하여 최하위자리 비트를 제거한후(108) 다시 좌로 1비트 쉬프트하여 2번째 포트선택비트를 점검하고(109), 키이수를 증가하여 상기 포트데이타가 “0”으로 될때까지 상기 쉬프트 과정(109) 부터 반복수행하고, 상기 포트데이타가 “0”으로되면 상기 키이번호와 가산데이타(SUM)를 가산연산하여 키이번호로 지정하는 것을 특징으로 하는 입출력포트 절감형 키이스캔방법.After initializing the keyed number addition data SUM, the number of ports is subtracted and stored in the port number data ADD, and the port data is stored (102), and the even and odd numbers of the port data are determined (104). If the number is even, the addition data SUM and the port number data ADD are added and processed as addition data SUM (105). The port number data ADD is subtracted, and then the port data is left 1 bit. Shifting repeats the process of determining the top key, and if the port data becomes odd, shifts it 1 bit to the left to remove the least significant bit (108) and then shifts it to the left 1 bit again to check the second port selection bit (109). ), The number of keys is increased to repeat the shift process 109 until the port data becomes "0". When the port data becomes "0", the key number and the sum data (SUM) are added and calculated. Specified by key number O Port-saving way Keith cans that feature. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890009811A 1989-07-10 1989-07-10 I / O Port Reduced Key Scan Circuit and Method KR910003477A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890009811A KR910003477A (en) 1989-07-10 1989-07-10 I / O Port Reduced Key Scan Circuit and Method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890009811A KR910003477A (en) 1989-07-10 1989-07-10 I / O Port Reduced Key Scan Circuit and Method

Publications (1)

Publication Number Publication Date
KR910003477A true KR910003477A (en) 1991-02-27

Family

ID=68084350

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890009811A KR910003477A (en) 1989-07-10 1989-07-10 I / O Port Reduced Key Scan Circuit and Method

Country Status (1)

Country Link
KR (1) KR910003477A (en)

Similar Documents

Publication Publication Date Title
JPS5750049A (en) Shifting circuit
KR890012323A (en) Semiconductor Memory with Error Correction Circuit
KR880005522A (en) Database address determination method and apparatus
KR870007460A (en) Carry foresight adder and carry transmission method
KR860001389A (en) Key output method of key board
KR910003486A (en) Bit order switch
KR910014800A (en) Barrel shifter
KR910003477A (en) I / O Port Reduced Key Scan Circuit and Method
KR850003641A (en) Method and device for compensating cutoff of sample signal
KR960018870A (en) Multivalued logical product
KR910003478A (en) I / O port-saving key scan device and method
KR880011673A (en) Cache Memory Circuit Using Two-Terminal Pair Memory
KR900019048A (en) Test circuit of semiconductor memory device
KR960018865A (en) Multivalued logic negation unit
KR940003195A (en) Code Detection Apparatus and Method of Variable Length Decoder
KR850007698A (en) Hangul Hanja Changed Method
KR960001978A (en) Barrel shifter circuit
KR870006744A (en) Inter leave circuit
KR920702578A (en) Method and apparatus for writing characters during electronic processing using a keyboard
KR900014991A (en) Method and device for maintaining information confidentiality of terminal
KR880013701A (en) How to change the print start point of the electronic typewriter
KR900018796A (en) Key Recognition Method and Circuit of Key Metrics
JPH04180359A (en) Encoding method for facsimile equipment
KR900003737A (en) Signal Sequence Arrangement and Circuit with Extensibility
KR920014633A (en) How to handle Korean and English code

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination