KR900008446Y1 - Control circuit for capstan motor - Google Patents

Control circuit for capstan motor Download PDF

Info

Publication number
KR900008446Y1
KR900008446Y1 KR2019870007306U KR870007306U KR900008446Y1 KR 900008446 Y1 KR900008446 Y1 KR 900008446Y1 KR 2019870007306 U KR2019870007306 U KR 2019870007306U KR 870007306 U KR870007306 U KR 870007306U KR 900008446 Y1 KR900008446 Y1 KR 900008446Y1
Authority
KR
South Korea
Prior art keywords
tracking
signal
transistor
diode
variable resistor
Prior art date
Application number
KR2019870007306U
Other languages
Korean (ko)
Other versions
KR880022597U (en
Inventor
김종화
Original Assignee
주식회사 금성사
최근선
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 최근선 filed Critical 주식회사 금성사
Priority to KR2019870007306U priority Critical patent/KR900008446Y1/en
Publication of KR880022597U publication Critical patent/KR880022597U/en
Application granted granted Critical
Publication of KR900008446Y1 publication Critical patent/KR900008446Y1/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/18Driving; Starting; Stopping; Arrangements for control or regulation thereof
    • G11B15/46Controlling, regulating, or indicating speed
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/008Recording on, or reproducing or erasing from, magnetic tapes, sheets, e.g. cards, or wires
    • G11B5/00813Recording on, or reproducing or erasing from, magnetic tapes, sheets, e.g. cards, or wires magnetic tapes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/60Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors

Landscapes

  • Television Signal Processing For Recording (AREA)

Abstract

내용 없음.No content.

Description

비디오의 화인 픽쳐 조절회로Fine picture control circuit of video

제 1 도는 본 고안에 따른 회로도.1 is a circuit diagram according to the present invention.

제 2 도는 제 1 도에서 간헐재생시 펄스신호단에 입력되는 신호파형도.FIG. 2 is a signal waveform diagram input to a pulse signal terminal during intermittent reproduction in FIG.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 레코드 신호단 2 : 재생 신호단1: Record signal stage 2: Playback signal stage

3 : 트래킹 딜레이단 4 : 화면일시정지신호단3: Tracking delay stage 4: Screen pause signal stage

5 : 펄스신호단 6 : 증폭회로5: pulse signal stage 6: amplification circuit

7 : 주 제어신호단 8 : 캡스턴 제어부7: Main control signal stage 8: Capstan control unit

Q1∼Q5 : 트랜지스터 C1 : 콘덴서Q1 to Q5: transistor C1: capacitor

R1∼R9 : 저항 VR1 : 트래킹 조절용 가변저항R1 to R9: resistor VR1: variable resistor for tracking adjustment

VR2 : 가변저항 D1∼D4 : 다이오우드VR2: Variable resistors D1 to D4: Diode

본 고안은 비디오에서 재생시에 일시 정지(Still)화면 및 간헐주행화면의 조절회로에 관한 것으로, 특히 트래킹 조절용 가변저항을 이용하여 화면의 일시 정지나사 간헐 주행시도 최적의 화면을 볼수 있도록 캡스턴 모터를 제어하기에 적당하도록한 비디오의 화인 픽처(fine picture)조절회로에 관한 것이다.The present invention relates to a control circuit of a still screen and an intermittent running screen during playback in a video. In particular, the capstan motor is controlled so that an optimal screen can be seen even when intermittent driving of the screen using a variable resistor for tracking adjustment. A fine picture control circuit of a video adapted to be suitable below.

종래에는 재생시 화면 일시 정지 키(still key)를 눌러 화면을 일시정지 시키거나 여러번 일시 정지키를 눌러 간헐주행을 시킬 경우에 화인 픽쳐 회로가 있음에도 불구하고 캡스턴 모터의 선택이 용이하지 않아 최적의 화면을 볼수 없는 문제점이 있었다.Conventionally, the capstan motor is not easy to select even when there is a fine picture circuit when the screen is paused by pressing the still key or the intermittent driving by pressing the pause key several times during playback. There was a problem that can not see.

따라서 본 고안은 상기한 문제점을 개선시킨 것으로, 트래킹 조절용 가변저항을 사용하여 화면 일시 정지시나 간헐 주행시에 캡스턴 모터를 제어하도록했기 때문에 최적의 정지화면 또는 간헐 주행화면을 볼수있도록 한 비디오의 화인 픽쳐 조절회로를 제공함에 목적이 있다.Therefore, the present invention improves the above-mentioned problems. Since the capstan motor is controlled during the screen pause or intermittent driving by using the variable resistor for tracking adjustment, the fine picture adjustment of the video so that the optimal still image or the intermittent driving screen can be viewed The purpose is to provide a circuit.

상기한 목적으로 안출한 본고안의 회로구성을 제 1 도에 따라 설명하면 다음과 같다.Referring to FIG. 1, the circuit configuration of the present invention devised for the above purpose is as follows.

레코드 신호단(1)은 저항(R1)과 다이오드(D1)를 차례로 거쳐 트랜지스터(Q2)의 콜렉터와 접지접속한 콘덴서(C1) 및 트래킹 딜레이단(3)에 각각 연결되고, 재생신호단(2)은 저항(R2)과 가변저항(VR2)을 차례로 거쳐 에미터 접지된 트랜지스터(Q1)의 콜렉터에 연결함과 동시에 다이오우드(D2)를 거쳐 다이오우드(D3)의 캐소드와 트래킹 조절용 가변저항(VR1)에 연결하고, 가변저항(VR1)은 트랜지스터(Q5)의 콜렉터와 트랜지스터(Q2)의 에미터에 연결한다.The record signal stage 1 is connected to the capacitor C1 and the tracking delay stage 3 which are connected to the collector of the transistor Q2 and grounded through the resistor R1 and the diode D1 in turn, and the reproduction signal stage 2 ) Is connected to the collector of transistor Q1 that is emitter grounded through resistor (R2) and variable resistor (VR2) in turn, and at the same time via diode (D2), cathode of diode (D3) and variable resistor (VR1) for tracking adjustment. The variable resistor VR1 is connected to the collector of transistor Q5 and the emitter of transistor Q2.

이때 다이오우드(D3)의 애노드는 증폭회로(6)내 트랜지스터(Q3)의 콜렉터에 연결되며 트랜지스터(Q3)의 베이스에는 접지 접속한 저항(R5)과 트랜지스터(Q4)의 콜렉터를 연결함과 동시에 저항(R4)를 통하여 전원(Vcc)단과 트랜지스터(Q3)의 에미터를 연결하며, 에미터가 접지접속된 트랜지스터(Q4)의 베이스에는 펄스 신호단(5)이 연결된다.At this time, the anode of the diode D3 is connected to the collector of the transistor Q3 in the amplification circuit 6, and at the same time, the resistor R5 and the collector of the transistor Q4 connected to ground are connected to the base of the transistor Q3. A pulse signal terminal 5 is connected to the base of the transistor Q4 connected to the power supply Vcc terminal and the transistor Q3 through R4, and to which the emitter is grounded.

이때 상기 펄스신호단(5)으로 입력되는 신호는 그때의 외부조건과는 무관하게 설정되어(미리 설정된다)화면 정지시나 간헐 주행시만 주기적으로 발진하는 신호이다.At this time, the signal input to the pulse signal stage 5 is a signal which is set independently of the external condition at that time (preset) and periodically oscillates only at the time of stopping the screen or intermittent driving.

그리고 화면 일시 정지 신호단(4)은 저항(R3)을 통해서 에미터가 접지접속된 트랜지스터(Q1)의 베이스에 연결함과 동시에 저항(R6)을 통해서는 트랜지스터(Q2)의 베이스와 접지접속한 저항(R8)을 연결하며 저항(R7)을 통해서만 트랜지스터(Q5)의 베이스에 연결하고, 트랜지스터(Q5)의 에미터에는 접지접속된 저항(R9)을 연결함과 동시에 다이오우드(D4)를 거쳐 캡스턴 제어부(8)에 연결하고, 주제어 신호단(7)은 다이오우드(D5)를 통해 캡스턴 제어부(8)에 연결한 구성으로서, 이와같이 구성된 회로의 동작상태를 제 1 도에 따라 설명하면 다음과 같다.The screen pause signal terminal 4 is connected to the base of the transistor Q1 connected to the ground through the resistor R3 and connected to the base of the transistor Q2 through the resistor R6. The resistor R8 is connected and connected to the base of the transistor Q5 only through the resistor R7, and the emitter of the transistor Q5 is connected to the grounded resistor R9 and the capstan via diode D4. The main control signal stage 7 is connected to the capstan control unit 8 through the diode D5. The operation state of the circuit configured as described above will be described with reference to FIG. 1.

정상 재생시는 화면 일시정지신호단(4)으로 로우신호가 입력되므로 트랜지스터(Q1) (Q5)는 오프(Off)되며 트랜지스터(Q2)는 온(ON)되어 재생신호단(2)에서 출력된 하이신호가 저항(R2)과 가변저항(VR2), 다이오우드(D2), 가변저항(VR1) 및 트랜지스터(Q2)를 차례로 통해서 캡스턴 모터의 위상제어를 위한 트래킹 모노멀티를 발생시키기 위하여 트래킹 딜레이단(3)에 공급된다.In normal playback, since the low signal is input to the screen pause signal terminal 4, the transistors Q1 and Q5 are turned off, and the transistor Q2 is turned on and the high signal output from the playback signal terminal 2 is turned on. The tracking delay stage 3 causes the signal to generate a tracking monomulti for controlling the phase of the capstan motor through the resistor R2, the variable resistor VR2, the diode D2, the variable resistor VR1, and the transistor Q2. Is supplied.

이때 트래킹 조절용 가변저항(VR1)을 가변하면 저항값 변화에 따라 콘덴서(C1)인가되는 전류가 가변되어 상기의 트래킹 딜레이단(3)의 트래킹 모노멀티가 달라지게 되어 트래킹 지점도 달라지므로 정상재생기 트래킹 조절이 가능하게되고, 주제어신호단(7)으로 입력되는 정속제어 신호가 캡스턴 제어부(8)에 인가된다.At this time, if the variable tracking variable VR1 is adjusted, the current applied to the capacitor C1 is varied according to the change of the resistance value, so that the tracking monomultiplicity of the tracking delay stage 3 is changed, so that the tracking point is also changed. Adjustment is possible, and the constant speed control signal input to the main control signal stage 7 is applied to the capstan controller 8.

한편, 화면 일시 정지시에는 화면 일시 정지 신호단(4)으로 부터 출력된 하이신호가 저항(R3) (R6) (R7)을 각각 통해 각 트랜지스터(Q1) (Q2) (Q5)의 베이스에 인가되므로 트랜지스터(Q1)는 구동하여 하이상태인 재생신호를 차단하고, 트랜지스터(Q2)는 오프시켜서 트래킹 조절용 가변저항(VR1)을 통한 전류가 트랜지스터(Q2)로 유설됨을 방지하고, 트랜지스터(Q5)는 구동시켜서 펄스 신호단(5)으로 입력되는 스틸 제어용 펄스를 증폭회로(6)에서 증폭하여 다이오드(D3)와 가변저항(VR1)을 통하여 상술한 트랜지스터(Q5)와 다이오드(D4)를 거쳐 주 제어신호단(7)이 출력과 합하여 캡스턴 제어부(8)로 인가시킨다.On the other hand, when the screen is paused, the high signal output from the screen pause signal terminal 4 is applied to the bases of the transistors Q1, Q2, and Q5 through the resistors R3, R6, and R7, respectively. Therefore, the transistor Q1 is driven to block the reproduction signal in the high state, the transistor Q2 is turned off to prevent the current through the tracking control variable resistor VR1 from being leaked to the transistor Q2, and the transistor Q5 is Driving and amplifying the steel control pulse input to the pulse signal stage 5 in the amplifying circuit 6 and controlling the main control via the above-described transistors Q5 and D4 through the diode D3 and the variable resistor VR1. The signal stage 7 is added to the output and applied to the capstan controller 8.

그런데 실제로 화면 일시 정지시는 다이오우드(D5)를 통한 주제어신호단(7)의 출력(캡스턴의 위상 및 속도의 제어신호등에 의한 정속제어신호이다.) 공급되지 않기 때문에 전적으로 펄스신호단(5)의 출력신호에 의해 증폭된 신호가 캡스턴 제어부(8)로 인가되어 캡스턴 모터를 제어하게 된다.By the way, when the screen is paused, the output of the main control signal stage 7 through the diode D5 (which is a constant speed control signal due to the control signal of the phase and speed of the capstan) is not supplied. The signal amplified by the output signal is applied to the capstan controller 8 to control the capstan motor.

이때 트래킹 조절용 가변저항(VR1)을 조절하면 상기 펄스의 레벨조절이 가능하게 되므로 별도의 조절방치없이 화면일시정지시에도 최적의 정지화면을 볼수 있는 것이다.At this time, by adjusting the tracking resistance variable resistor (VR1) it is possible to adjust the level of the pulse, so that you can see the optimal still picture even when the screen pause without additional adjustment.

또한, 화면 일시 정지키를 계속해서 누르면 제 2 도에 도시된 바와같이 일정간격과 레벨(V1)을 가진 펄스가 화면 일시정지키를 누를때마다 펄스 신호단(5)에 공급되어 증폭회로(6)에서 증폭되고 가변저항(VR1)에 의해 레벨이 선택된다음 트랜지스터(Q5)와 다이오우드(D4)를 통해 캡스턴 제어부(8)에 인가되므로 간헐 주행시에도 캡스턴 모터가 제어되어 최적의 간헐 주행 화면도 볼수있는 것이다.In addition, when the screen pause key is kept pressed, a pulse having a predetermined interval and level V1 is supplied to the pulse signal terminal 5 each time the screen pause key is pressed as shown in FIG. Amplified by the variable resistor VR1 and then applied to the capstan controller 8 through the transistor Q5 and diode D4, so that the capstan motor is controlled even during intermittent driving so that the optimal intermittent driving screen can be viewed. will be.

즉, 트래킹 조절용 가변저항(VR1)을 조절하여 미리 설정된 일정 레벨(제 2 도에서 "V1")을 높이거나 낮춰 최적의 위치에서 정지시키도록 하는 것이다.That is, by adjusting the tracking resistance variable resistor (VR1) to increase or decrease the predetermined predetermined level ("V1" in Figure 2) to stop at the optimum position.

상기한 바와같이 본 고안은 화면 정지시나 간헐 주행시 트래킹 조절용 가변저항으로 캡스턴 모터를 제어함으로서 최적의 정지 화면이나 간헐 주행 화면을 볼수있어 제품의 신뢰도가 향상되는 효과가 있다.As described above, the present invention has the effect of improving the reliability of the product by controlling the capstan motor with a variable resistor for tracking adjustment when the screen is stopped or intermittent driving, so that the optimum still image or the intermittent driving screen can be viewed.

Claims (1)

비디오 화인 픽쳐회로에 있어서, 재생신호(2)는 저항(R2)과 가변저항(VR2) 및 다이오우드(D2)를 거친 후 트래킹 조절용 가변저항(VR1)에 의해 전류가 가변되어 트랜지스터(Q2)를 통해 트래킹 딜레이단(3)의 트래킹 모노멀티를 변화시켜 트래킹 조절이 되도록함과 동시에 주제어신호(7)를 다이오우드(D5)를 통해 캡스턴제어부(8)에 인가되도록 하고, 화면 일시 정지시와 간헐 주행시에는 화면 일시 정지신호(4)로 트랜지스터(Q1) (Q2) (Q5)를 제어하여 상기 재생신호(2)를 차단함과 동시에 트래킹 딜레이단(3)으로의 전류 유설을 방지한후 증폭회로(6)에서 증폭된 딜레이단(3)으로의 전류 유설을 방지한후 증폭회로(6)에서 증폭된 펄스신호단(5)의 스틸제어용 펄스를 가변저항(VR1)으로 조절하여 트랜지스터(Q5)와 다이오우드(D4)를 통해 캡스턴제어부(8)에 인가되도록 구성한 것을 특징을 하는 비디오의 화인 픽쳐 조절회로.In the video fine picture circuit, the reproduction signal (2) passes through the resistor (R2), the variable resistor (VR2) and the diode (D2), and then the current is changed by the tracking control variable resistor (VR1) to pass through the transistor (Q2). The tracking delay of the tracking delay stage 3 is changed to control tracking, and the main control signal 7 is applied to the capstan control unit 8 through the diode D5. The amplification circuit 6 controls the transistors Q1, Q2 and Q5 with the screen pause signal 4 to block the reproduction signal 2 and to prevent the current from flowing to the tracking delay stage 3. After the current leakage from the amplified delay stage 3 is prevented, the pulse for controlling the steel of the pulse signal stage 5 amplified by the amplification circuit 6 is adjusted with the variable resistor VR1 to adjust the transistor Q5 and the diode. Configured to be applied to the capstan control unit (8) through (D4) And a fine picture adjustment circuit for video.
KR2019870007306U 1987-05-13 1987-05-13 Control circuit for capstan motor KR900008446Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019870007306U KR900008446Y1 (en) 1987-05-13 1987-05-13 Control circuit for capstan motor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019870007306U KR900008446Y1 (en) 1987-05-13 1987-05-13 Control circuit for capstan motor

Publications (2)

Publication Number Publication Date
KR880022597U KR880022597U (en) 1988-12-27
KR900008446Y1 true KR900008446Y1 (en) 1990-09-15

Family

ID=19262824

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019870007306U KR900008446Y1 (en) 1987-05-13 1987-05-13 Control circuit for capstan motor

Country Status (1)

Country Link
KR (1) KR900008446Y1 (en)

Also Published As

Publication number Publication date
KR880022597U (en) 1988-12-27

Similar Documents

Publication Publication Date Title
KR900008446Y1 (en) Control circuit for capstan motor
KR920004733B1 (en) Motor driving power supply device
KR900008245Y1 (en) Picture stabilizing circuit
JP3431545B2 (en) Power drive circuit
JP2553270B2 (en) Time difference slow mode control circuit
KR900001540Y1 (en) Control circuit of head drum speed
KR940007809A (en) High Frequency Switching Circuit of Video Cassette Recorder (VCR)
KR910004667Y1 (en) Playing control signal compensation circuit for vcr
JPS5853693Y2 (en) Rokuon Level Adjustment Cairo
KR900005922Y1 (en) Pop noise reduction of double deck leaf switch
KR910000535Y1 (en) Dc voltage limiting circuit using damp pulse
US4021104A (en) Film-feeding speed controlling device for sound-cinecamera
KR0119534Y1 (en) Current control circuits of a monitor
KR910005872Y1 (en) Spot protecting circuit for crt
SU1767681A2 (en) Direct current electric drive
KR860002346Y1 (en) Moment stop circuit of video disk player
SU1427420A1 (en) Device for controlling magnetic tape transport speed
JP2583323Y2 (en) Power supply device for video cassette recorder having function of shutting off operation power required for audio device
KR920000565Y1 (en) For vtr (video tape record) tape driving motor control circuit
JP2808630B2 (en) Current control circuit
JP3225159B2 (en) DC motor control device
KR880001391Y1 (en) Vtr drum
EP0051974B1 (en) Permanent magnet d.c. motor control circuit
JPS6121894Y2 (en)
KR910008992Y1 (en) Tracking regulating circuit for vtr

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19951226

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee