KR900001184A - Digital Beep Generator and Method - Google Patents

Digital Beep Generator and Method Download PDF

Info

Publication number
KR900001184A
KR900001184A KR1019880008047A KR880008047A KR900001184A KR 900001184 A KR900001184 A KR 900001184A KR 1019880008047 A KR1019880008047 A KR 1019880008047A KR 880008047 A KR880008047 A KR 880008047A KR 900001184 A KR900001184 A KR 900001184A
Authority
KR
South Korea
Prior art keywords
tone
signal
generating
clock
frame synchronization
Prior art date
Application number
KR1019880008047A
Other languages
Korean (ko)
Inventor
김창섭
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019880008047A priority Critical patent/KR900001184A/en
Publication of KR900001184A publication Critical patent/KR900001184A/en

Links

Landscapes

  • Monitoring And Testing Of Exchanges (AREA)

Abstract

내용 없음No content

Description

디지탈 신호음 발생장치 및 방법Digital Beep Generator and Method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 다른 디지탈 신호음 발생장치도.2 is a digital signal tone generator according to the present invention.

제3도는 본 발명에 따른 신호음 발생흐름도.3 is a flow diagram of the tone generation according to the present invention.

제4도는 신호음 발생을 위한 인터럽트 서비스 루틴.4 is an interrupt service routine for generating a beep tone.

Claims (2)

교환 시스템의 디지탈 신호음 발생장치에 있어서, 프레임 동기신호이후 다음 프레임 동기신호에서 출력한 톤데이타를 생성하며, 현 프레임에서 출력할 데이타를 소정 인터럽트 신호에 의해 직렬 출력하는 DSP(1)와, 수동 리세트 신호를 발생하는 리세트회로(2)와, 톤데이타 프로세싱에 필요한 클럭을 발생하는 클럭발생부(3)와, DLC로부터 프레임 동기신호 및 클럭을 받아 소정주기마다 상기 DSP(1)로 인터럽트 신호를 발생하는 동시에 상기 DSP(1)에서 발생하는 톤데이타를 매 타임슬롯마다 DLC로 버퍼링 출력하는 톤송출부(4)와, 상기 프레임 동기신호 및 클럭이 정상상태인가 검사하며 이상시 SSGP로 경보신호를 발생하는 클럭경보부(5)와, 상기 DSP(1)의 동작을 검사하여 이상 발생시 전환 제어신호로 발생하는 기능경보부(6)와, 상기 기능경보부(6)의 상태에 따라 대기보드로 기능전환을 위한 신호를 발생하는 이중화 회로(7)로 구성됨을 특징으로 하는 디지탈 신호음 발생장치.In the digital tone generator of a switching system, a DSP (1) which generates tone data output from a next frame synchronization signal after a frame synchronization signal, and serially outputs data to be output from the current frame by a predetermined interrupt signal, and manual regeneration. A reset circuit (2) for generating a set signal, a clock generator (3) for generating a clock for tone data processing, a frame synchronization signal and a clock from the DLC, and an interrupt signal to the DSP (1) at predetermined intervals; And tone output unit 4 for buffering and outputting tone data generated by the DSP 1 to the DLC every time slot, and checking whether the frame synchronization signal and the clock are in a normal state. According to the state of the clock alarm unit 5 for generating a function, the functional alarm unit 6 and the function alarm unit 6 which generate a switching control signal when an abnormality occurs by inspecting the operation of the DSP 1. Digital beep generator, characterized in that consisting of a redundant circuit (7) for generating a signal for switching the function to the standby board. 교환시스템의 디지탈 신호음 발생방법에 있어서, 프레임 동기신호 입력후 최초의 인터럽트가 검사하며 아닐시 리턴하는 제1과정과, 상기 제1과정에서 최초 인터럽트 일시 프레임수를 증가한 후 단속 주기인가검사하는제2과정과, 상기 제2과정에서 단속주기일시 각 톤데이타의 단속주기 카운터를 1증가한 후 프레임을 초기화하는 제3과정과, 상기 제2과정에서 단속주기가 아니거나 제3과정 수행후 단속비를 제어하는 제4과정과, 상기 제4과정후 톤 종류수에 해당하는 인터럽트가 발생했는가 검사하며 아닐시 루핑하는 제5과정과, 상기 제5과정에서 톤 종류수 만큼 인터럽트가 발생했을 시 최초 톤데이타를 타임슬롯 0로 송출한 후 제1과정으로 돌아가는 제6과정으로 이루어짐을 특징으로 하는 디지탈 신호음 발생방법.1. A method of generating a digital beep in a switching system, the method comprising: a first process of checking and returning the first interrupt after inputting a frame synchronization signal; And a third process of initializing a frame after increasing the intermittent period counter of each tone data in the second process in the second process, and controlling the intermittent ratio after performing the third process or not in the second process. A fourth process for checking whether an interrupt corresponding to the number of tone types has occurred after the fourth process, and a fifth process for looping if not, and an initial tone data when an interrupt occurs as many as the number of tone types in the fifth process. And a sixth process of returning to the first process after transmitting to time slot 0. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880008047A 1988-06-30 1988-06-30 Digital Beep Generator and Method KR900001184A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019880008047A KR900001184A (en) 1988-06-30 1988-06-30 Digital Beep Generator and Method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880008047A KR900001184A (en) 1988-06-30 1988-06-30 Digital Beep Generator and Method

Publications (1)

Publication Number Publication Date
KR900001184A true KR900001184A (en) 1990-01-31

Family

ID=68233854

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880008047A KR900001184A (en) 1988-06-30 1988-06-30 Digital Beep Generator and Method

Country Status (1)

Country Link
KR (1) KR900001184A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100362587B1 (en) * 1995-12-30 2003-02-11 삼성전자 주식회사 Method for measuring dial pulse

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100362587B1 (en) * 1995-12-30 2003-02-11 삼성전자 주식회사 Method for measuring dial pulse

Similar Documents

Publication Publication Date Title
KR900003705A (en) Part and time correction method
KR950003948A (en) Multi-frequency output clock generator system
DK0403763T3 (en) Method and system for the compilation of computers or computer networks
KR850001566A (en) Micro computer
KR840003083A (en) Parallel error correction circuit
KR900001184A (en) Digital Beep Generator and Method
SU1354195A1 (en) Device for checking digital units
JP3930641B2 (en) Switching method and switching system for active and standby systems
KR100229429B1 (en) Generator for interrupt demand signal
KR940008321A (en) Communication path selection circuit between master and slave systems with redundancy
KR920702086A (en) Method and arrangement for detecting and minimizing errors or defects in multi-plane units of digital time switches
KR960012981B1 (en) Transmission system
SU1755283A1 (en) Device for simulating malfunctions
KR940017177A (en) Signal processing redundancy circuit
KR0116545Y1 (en) Master and slave board type control signal generating circuit
JPS63240145A (en) Digital signal transmission system
KR940020686A (en) How to reset the shelf programmable logic controller
KR920014085A (en) D-bus fault node address detection circuit of electronic switch
KR920022176A (en) Alarm sound control circuit and method
KR940012944A (en) Redundancy Control Circuit
KR960020166A (en) Physical Layer Hierarchy Control Unit
KR940012145A (en) Redundancy Status Decision Circuit of Redundancy System
JPS6251013B2 (en)
KR960025128A (en) Control signal regulator between two processors with different pulse rates
KR970056236A (en) System automatic switching circuit

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination