KR890016681A - I ^ 2L digital device manufacturing method - Google Patents

I ^ 2L digital device manufacturing method Download PDF

Info

Publication number
KR890016681A
KR890016681A KR1019880004978A KR880004978A KR890016681A KR 890016681 A KR890016681 A KR 890016681A KR 1019880004978 A KR1019880004978 A KR 1019880004978A KR 880004978 A KR880004978 A KR 880004978A KR 890016681 A KR890016681 A KR 890016681A
Authority
KR
South Korea
Prior art keywords
layer
digital device
device manufacturing
grown
phosphorus
Prior art date
Application number
KR1019880004978A
Other languages
Korean (ko)
Inventor
안형근
Original Assignee
최근선
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 최근선, 주식회사 금성사 filed Critical 최근선
Priority to KR1019880004978A priority Critical patent/KR890016681A/en
Publication of KR890016681A publication Critical patent/KR890016681A/en

Links

Landscapes

  • Bipolar Transistors (AREA)

Abstract

내용 없음No content

Description

Ⅰ2L디지탈 소자 제조방법Ⅰ2L digital device manufacturing method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 2 도는 본 발명에 따른 디지탈소자 제조공정도.2 is a process diagram of manufacturing a digital device according to the present invention.

Claims (1)

기판(1)위의 산화층(2)에 매설층(3)을 형성하고 인(P)을 주입한 후 에픽텍셜층(4)을 성장시키고, 이를 이온화하여 베이스층과 에미터층을 형성하도록 한 것을 포함하는 디지탈소자 제조공정에 있어서, 산화층(2)에 형성된 매설층(3)에서 에픽텍셜층(4)을 성장하여 이온화공정(Iso)을 진행한 후 인(P)을 주입하여 베이스층(B)과 에미터층(E)을 형성하도록 한 것을 특징으로 하는 I2L 디지탈 소자 제조방법.After the buried layer 3 was formed on the oxide layer 2 on the substrate 1 and phosphorus (P) was injected, the epitaxial layer 4 was grown, and ionized to form a base layer and an emitter layer. In the manufacturing process of a digital device comprising a, the epitaxial layer (4) is grown in the buried layer (3) formed in the oxide layer (2), the ionization process (Iso) is carried out, and then phosphorus (P) is injected to the base layer (B). ) and I 2 L digital device manufacturing method, characterized in that to form the emitter layer (E). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880004978A 1988-04-30 1988-04-30 I ^ 2L digital device manufacturing method KR890016681A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019880004978A KR890016681A (en) 1988-04-30 1988-04-30 I ^ 2L digital device manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880004978A KR890016681A (en) 1988-04-30 1988-04-30 I ^ 2L digital device manufacturing method

Publications (1)

Publication Number Publication Date
KR890016681A true KR890016681A (en) 1989-11-29

Family

ID=68241601

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880004978A KR890016681A (en) 1988-04-30 1988-04-30 I ^ 2L digital device manufacturing method

Country Status (1)

Country Link
KR (1) KR890016681A (en)

Similar Documents

Publication Publication Date Title
KR910001971A (en) Manufacturing Method of Semiconductor Device
KR870005459A (en) Semiconductor device
KR920018851A (en) Formation method of metal plug
KR890016681A (en) I ^ 2L digital device manufacturing method
KR880013256A (en) Heterojunction Bipolar Transistors and Manufacturing Method Thereof
KR910013463A (en) Opening Method of Semiconductor Device
KR910017664A (en) Bipolar Transistor Manufacturing Method
KR890017772A (en) Manufacturing method of semiconductor device injecting phosphorus (P)
KR920017213A (en) Device isolation method of semiconductor device
KR910017666A (en) Transistor Manufacturing Method
KR910001889A (en) Semiconductor device
KR890013788A (en) Bipolar Integrated Circuit Device Manufacturing Method
KR890017813A (en) Transistor manufacturing method
KR910002002A (en) Manufacturing method of highly integrated bipolar transistor using self alignment
KR920008976A (en) LDD manufacturing method using the slope of poly electrode
KR900005615A (en) Bipolar Semiconductor Device Using Bottom Collector and Manufacturing Method Thereof
KR850005131A (en) Method for manufacturing mesa transistor by epitaxial growth technology
KR920010823A (en) Field oxide film formation method
KR910005473A (en) Manufacturing method of bipolar linear IC
KR920015615A (en) Manufacturing method of bipolar transistor
KR920020603A (en) CMOS device manufacturing method
KR910013575A (en) Silicon semiconductor integrated circuit manufacturing method using phosphorus component control in thermal oxide film
KR920022570A (en) Zener diode manufacturing method
KR870005475A (en) Manufacturing method of constant voltage diode
KR880000353A (en) Manufacturing method of semiconductor material

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination