KR890011180A - Power factor improving device of induction motor - Google Patents

Power factor improving device of induction motor Download PDF

Info

Publication number
KR890011180A
KR890011180A KR1019870015292A KR870015292A KR890011180A KR 890011180 A KR890011180 A KR 890011180A KR 1019870015292 A KR1019870015292 A KR 1019870015292A KR 870015292 A KR870015292 A KR 870015292A KR 890011180 A KR890011180 A KR 890011180A
Authority
KR
South Korea
Prior art keywords
signal
clock
zero crossing
induction motor
outputting
Prior art date
Application number
KR1019870015292A
Other languages
Korean (ko)
Other versions
KR910000096B1 (en
Inventor
차동일
Original Assignee
안시환
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 안시환, 삼성전자 주식회사 filed Critical 안시환
Priority to KR1019870015292A priority Critical patent/KR910000096B1/en
Publication of KR890011180A publication Critical patent/KR890011180A/en
Application granted granted Critical
Publication of KR910000096B1 publication Critical patent/KR910000096B1/en

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02PCONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P23/00Arrangements or methods for the control of AC motors characterised by a control method other than vector control
    • H02P23/26Power factor control [PFC]
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/175Indicating the instants of passage of current or voltage through a given value, e.g. passage through zero
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02PCONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P2207/00Indexing scheme relating to controlling arrangements characterised by the type of motor
    • H02P2207/01Asynchronous machines

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Control Of Ac Motors In General (AREA)

Abstract

내용 없음No content

Description

유도 전동기의 역률 개선장치Power factor improving device of induction motor

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 따른 유도 전동기 역률 개선장치의 블록도.3 is a block diagram of an induction motor power factor improving apparatus according to the present invention.

제4도는 본 발명의 일실시예를 도시한 회4 is a view showing an embodiment of the present invention

Claims (3)

트라이액(130)을 구비한 유도 전동기의 열률 개선장치에 있어서, 유도전동기(120)에 흐르는 전류 파형의 제로크로싱 점을 감지하여 그 제로크로싱 점에서 논리 레벨이 천이되는 소정의 펄스신호를 출력하는 라인전류 제로크로싱 검출부(10)와, 유도전동기(120)에 인가되는 전압 파형의 제로크로싱 점을 감지하여 그 제로크로싱 점에서 논리 레벨이 천이되는 소정의 펄스신호를 출력하는 라인 전압 제로크로싱 검출부(20)와, 소정의 클록신호를 출력하는 클로발생부(30)와, 상기 라인 전류 제로크로싱 검출부(10)와 라인 전압 제로크로싱 검출부(20)으로부터 출력된 펄스신호를 논리연산하여 전류위상 검출제어신호와 전압 위상 검출제어신호를 각각 출력하는 제1 논리회로(50)와, 상기 전류위상 검출제어신호와 전압 위상 검출제어신호의 입력상태에 대용하여 상기 클록발생부(30)의 소정 클록신호를 선택하여 출력하는 클록제어부(40)와, 상기 클록제어부(40)로 부터 출력되는 클록신호를 각각 카운트하는 카운트 수단(60,70)과, 상기 카운터 수단에서 소전 카운터되어 출력단 각각의 데이타를 서로 비교하여 비교결과에 대응하는 논리신호를 출력함과 동시에 상기 논리신호중의 소정 상태를 상기 제1 논리회로(50)에 전달하여 상기 전류 검출 위상 제어신호로써 출력되게 하는 비교부(80)와, 상기 비교부(80)에서 출력되는 논리신호와 상기 클록신호를 입력하여 논리연산함으로써 소정의 위상 제어신호를 출력하는 제2 논리회로(90)와, 상기 위상 제어신호에 대응하여 유도 전동기(120)의 전력인가 상태를 제어하는 트라이액(130)의 동작을 제어하는 트라이액 드라이버(100)로 구성됨을 특징으로 하는 유도 전동기의 역률 개선장치.In the apparatus for improving the heat rate of an induction motor having a triac (130), a zero crossing point of a current waveform flowing through the induction motor (120) is detected and outputs a predetermined pulse signal at which the logic level is shifted at the zero crossing point. Line voltage zero crossing detection unit 10 and a line voltage zero crossing detection unit for detecting a zero crossing point of the voltage waveform applied to the induction motor 120 and outputting a predetermined pulse signal at which the logic level is shifted at the zero crossing point. 20), the claw generator 30 for outputting a predetermined clock signal, and the pulse signal output from the line current zero crossing detection unit 10 and the line voltage zero crossing detection unit 20 by performing a logical operation to detect the current phase. A first logic circuit 50 for outputting a signal and a voltage phase detection control signal, respectively, and a phase in place of an input state of the current phase detection control signal and the voltage phase detection control signal. A clock control unit 40 for selecting and outputting a predetermined clock signal of the clock generation unit 30, counting means 60 and 70 for counting clock signals output from the clock control unit 40, and the counters Means for counting and counting the data of the respective output stages, outputting a logic signal corresponding to the comparison result, and transmitting a predetermined state of the logic signal to the first logic circuit 50 as the current detection phase control signal. A comparator 80 for outputting a second logic circuit 90 for outputting a predetermined phase control signal by inputting and performing a logic operation on the logic signal output from the comparator 80 and the clock signal, and the phase Power factor correction of the induction motor, characterized in that it comprises a triac driver 100 for controlling the operation of the triac 130 to control the power applied state of the induction motor 120 in response to the control signal Device. 제1항에 있어서, 클록제어부(40)가 J-입력단 및 K-입력단이 모두 전원전압단(VCC)에 접속되어 있는 JK-플립플롭(46)(47)과, 상기 JK-플립플롭(46)(47)의 출력단(Q)으로부터 각각 저항(41)(42)을 통하여 베이스 단자에 접속된 트랜지스터(44)(45)로 구성됨을 특징으로 하는 유도 전동기의 역률 개선장치.2. The JK flip-flop 46 and the JK flip-flop 46, wherein the clock control unit 40 is connected to both the J-input terminal and the K-input terminal to the power supply voltage terminal VCC. And a transistor (44) (45) connected to the base terminal through the resistor (41) (42), respectively, from the output (Q) of the (47). 제1항에 있어서, 카운터 수단이 상기 트랜지스터(44)의 에미터 단자로부터 클록입력단이 접속된 제1 카운터(60)와 상기 트랜지스터(45)의 에미터 단자로부터 클록입력단이 접속된 제2 카운터(70)로 구성됨을 특징으로 하는 유도 전동기의 역율 개선장치.The counter according to claim 1, wherein the counter means comprises: a first counter 60 having a clock input terminal connected from an emitter terminal of the transistor 44 and a second counter having a clock input terminal connected from an emitter terminal of the transistor 45 ( 70) Power factor improving apparatus for induction motor, characterized in that consisting of. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019870015292A 1987-12-30 1987-12-30 Arrangement for starting electric motor KR910000096B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870015292A KR910000096B1 (en) 1987-12-30 1987-12-30 Arrangement for starting electric motor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870015292A KR910000096B1 (en) 1987-12-30 1987-12-30 Arrangement for starting electric motor

Publications (2)

Publication Number Publication Date
KR890011180A true KR890011180A (en) 1989-08-14
KR910000096B1 KR910000096B1 (en) 1991-01-19

Family

ID=19267602

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870015292A KR910000096B1 (en) 1987-12-30 1987-12-30 Arrangement for starting electric motor

Country Status (1)

Country Link
KR (1) KR910000096B1 (en)

Also Published As

Publication number Publication date
KR910000096B1 (en) 1991-01-19

Similar Documents

Publication Publication Date Title
US4546239A (en) Non-continuous sensing apparatus for a temperature control
KR870004591A (en) Apparatus for two-way simultaneous transmission of two data signals by the same wire
KR880701998A (en) Electronic DC Motor Switching Circuit
KR950003946A (en) Power computing device
KR890011180A (en) Power factor improving device of induction motor
SU1157483A1 (en) Device for monitoring circuit brake
KR880004454A (en) Digital servo device
KR950012082A (en) Pin connection failure detection device of integrated circuit
KR940000875Y1 (en) Inverter
KR900005307Y1 (en) Frequency alternating detective circuit
KR960020617A (en) High frequency heater
SU547700A1 (en) Device to control power sources
SU718896A1 (en) Delay multivibrator
KR960011395B1 (en) Circuit for generating the sensing pulse of speed
KR930006451A (en) Power frequency detection method
KR100248710B1 (en) Apparatus for Driving Switching element washing machine
KR930004087B1 (en) Digital signal transition detection circuit
KR900002361Y1 (en) Clock pulse error detection circuit
JPH01278118A (en) Detecting circuit for power supply zero-volt cross point
KR930011452A (en) Parity Error Detection Circuit of Serial Data
KR880013385A (en) Automatic Control of Television Power Supply Using Ultrasonic Wave
KR930008430A (en) Home signal detection device of linear motor
KR910008282A (en) Pulse generator and ONTIME measuring device for electronic pump function test
JPS6135610A (en) Level detection circuit
KR940025144A (en) Phase detection circuit of converter controller

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee