KR890008674A - Data operation unit - Google Patents

Data operation unit Download PDF

Info

Publication number
KR890008674A
KR890008674A KR870014203A KR870014203A KR890008674A KR 890008674 A KR890008674 A KR 890008674A KR 870014203 A KR870014203 A KR 870014203A KR 870014203 A KR870014203 A KR 870014203A KR 890008674 A KR890008674 A KR 890008674A
Authority
KR
South Korea
Prior art keywords
data
arithmetic
operation unit
data operation
unit
Prior art date
Application number
KR870014203A
Other languages
Korean (ko)
Other versions
KR900007798B1 (en
Inventor
김영태
Original Assignee
최근선
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 최근선, 주식회사 금성사 filed Critical 최근선
Priority to KR1019870014203A priority Critical patent/KR900007798B1/en
Publication of KR890008674A publication Critical patent/KR890008674A/en
Application granted granted Critical
Publication of KR900007798B1 publication Critical patent/KR900007798B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Programmable Controllers (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

내용 없음No content

Description

데이터 연산장치Data operation unit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 의한 데이터 연산장치의 전체 블록도,1 is an overall block diagram of a data computing device according to the present invention;

제3도는 16비트 연산데이터를 저장 및 출력하는 제1도의 입출력장치의 상세도.3 is a detailed view of the input / output device of FIG. 1 for storing and outputting 16-bit operation data.

제4도는 제1도의 입출력 장치의 상세도.4 is a detailed view of the input / output device of FIG.

Claims (1)

연산 데이터를 일시 저장하는 RAM(10,11)과, 특정 디지티의 선택을 위한 선택기(6,7,8,9)와, 상기 데이터 선택기의 출력을 산술 및 논리 연산장치에 선택 입력시키기 위한 래치(14,15)와, 상기 래치로부터의 연산 데이터를 소정의 비트로 입력을 받아 연산하는 산술 및 논리 연산장치(17)와, 디지트 연산 및 비이트연산에 따라 연산 데이터를 지시하는 어드레스 레지스터(4,5)로 이루어진 것을 특징으로 하는 데이터 연산장치.RAM 10, 11 for temporarily storing operation data, selectors 6, 7, 8, and 9 for selecting specific digits, and latches for selectively inputting the output of the data selector to an arithmetic and logical operation unit. (14, 15), arithmetic and logic arithmetic unit 17 for receiving and calculating arithmetic data from the latch with a predetermined bit, and an address register 4 for instructing arithmetic data in accordance with digit and bit operations. 5) a data operation device, characterized in that consisting of. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019870014203A 1987-11-30 1987-12-11 Data arithemetic apparatus KR900007798B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870014203A KR900007798B1 (en) 1987-11-30 1987-12-11 Data arithemetic apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR870021226 1987-11-30
KR1019870014203A KR900007798B1 (en) 1987-11-30 1987-12-11 Data arithemetic apparatus

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
KR2019870021226 Division 1987-11-30

Publications (2)

Publication Number Publication Date
KR890008674A true KR890008674A (en) 1989-07-12
KR900007798B1 KR900007798B1 (en) 1990-10-20

Family

ID=68762306

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870014203A KR900007798B1 (en) 1987-11-30 1987-12-11 Data arithemetic apparatus

Country Status (1)

Country Link
KR (1) KR900007798B1 (en)

Also Published As

Publication number Publication date
KR900007798B1 (en) 1990-10-20

Similar Documents

Publication Publication Date Title
ES311414A1 (en) Data processing system
KR910010301A (en) Command designation method and execution device
GB1108808A (en) Data processing system with checking means
KR890002756A (en) Data processing accelerator
KR890015121A (en) Division calculator
KR870007461A (en) How the Data Processing System Works
US4020467A (en) Miniaturized key entry and translation circuitry arrangement for a data processing unit
KR900018793A (en) Control data generating device of sorting device
KR890008674A (en) Data operation unit
GB1179047A (en) Data Processing System with Improved Address Modification Apparatus
GB1006868A (en) Data processing machine
KR960018870A (en) Multivalued logical product
KR880011656A (en) Resistor circuit
KR900702450A (en) Parallel String Processor and Method for Minicomputers
GB1143046A (en) Electronic calculator
KR910001545A (en) CPU core
GB1114503A (en) Improvements in or relating to data handling apparatus
US3293419A (en) Information handling device
JPS5748141A (en) Address conversion system
SU377792A1 (en) DEVICE FOR PROCESSING INFORMATION FOR MULTICHANNEL ANALYZERS
RU2037269C1 (en) Four-bit-gray-to-binary-coded-decimal code converter
SU1667041A1 (en) Device for information input
SU943693A1 (en) Data input device
JPS573152A (en) Information processing device
KR890015117A (en) 32-bit data operation unit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010830

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee