KR890002737A - Timer function additional circuit - Google Patents

Timer function additional circuit Download PDF

Info

Publication number
KR890002737A
KR890002737A KR1019870008453A KR870008453A KR890002737A KR 890002737 A KR890002737 A KR 890002737A KR 1019870008453 A KR1019870008453 A KR 1019870008453A KR 870008453 A KR870008453 A KR 870008453A KR 890002737 A KR890002737 A KR 890002737A
Authority
KR
South Korea
Prior art keywords
unit
timer
output
signal
outputting
Prior art date
Application number
KR1019870008453A
Other languages
Korean (ko)
Other versions
KR900001471B1 (en
Inventor
이태수
Original Assignee
최근선
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 최근선, 주식회사 금성사 filed Critical 최근선
Priority to KR1019870008453A priority Critical patent/KR900001471B1/en
Priority to IN629/CAL/88A priority patent/IN170017B/en
Publication of KR890002737A publication Critical patent/KR890002737A/en
Application granted granted Critical
Publication of KR900001471B1 publication Critical patent/KR900001471B1/en

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B15/00Systems controlled by a computer
    • G05B15/02Systems controlled by a computer electric
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B11/00Automatic controllers
    • G05B11/01Automatic controllers electric

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Automation & Control Theory (AREA)
  • General Engineering & Computer Science (AREA)
  • Electronic Switches (AREA)
  • Measurement Of Predetermined Time Intervals (AREA)

Abstract

내용 없음No content

Description

타이머 기능 부가회로Timer function additional circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 타이머기능 부가회로 블록도.1 is a block diagram of a timer function addition circuit of the present invention.

제2도는 제1도의 상세회로도.2 is a detailed circuit diagram of FIG.

Claims (1)

각 부에 정전압을 공급하는 정전압부(1)와, 이 정전압부(1)에서 정전압이 출력되는 초기시에 펄스신호를 출력하는 초기 리세트부(2)와, 세팅펄스신호(SP)를 반전 증폭하는 반전증폭부(3)와, 이 반전증폭부(3)의 출력신호를 반전하는 인버터(I1)와, 상기 초기 세트부(2) 및 하기 초기 모드설정부(12)에서 출력되는 펄스신호를 리세트신호로 받고 상기 인버터(I1)에서 출력되는 펄스신호를 클럭신호로 받아 4가지 모드신호를 출력하는 플립플롭부(4)와 이 플립플롭부(4)에서 출력되는 제2모드 내기 제4모드신호에 따라 타이머 제1내지 제2구동제어신호를 출력하는 게이트부(5)와, 이 게이트부(5)에서 타이머 제1 내지 제3구동제어신호중 어느 하나라도 출력될시 타이머 구동전원을 출력하는 타이머 전원스위칭부(6)와, 상기 게이트부(5) 에서 타이머 제1 내지 제3구동제어신호가 출력되는 상태를 표시함과 아울러 타이머 제2 및 제3 구동표시시에 타이머 제2 및 제3시정수 제어신호를 출력하는 표시부(7)와, 상기 인버터(I1)에서 펄스신호가 출력될때와 상기 정전압부(1)에서 정전압이 출력되는 초기시에 펄스신호를 출력하는 절환뮤팅부(8)와, 이 절환뮤팅부(8)에서 펄스신호가 출력될때 리세트되고 상기 타이머전원 스위칭부(6)에서 타이머 구동전원이 출력될때 구동되는 타이머(9)와, 상기 표시부(7)에서 출력되는 타이머 제2 및 제3시정수 제어신호에 따라 절환되어 상기 타이머(9)에 3가지 시정수를 설정하는 시정수 절환부(10)와, 상기 타이머(9)가 구동을 중지하게 될때 구형파 신호를 출력하는 구형파 발생부(11)와, 이 구형파 발생부(11)에서 구형파신호가 출력될때 상기 플립플롭부(4)를 리세트시키기 위한 펄스신호를 출력하는 초기 모드설정부(12)로 구성함을 특징으로 하는 타이머기능 부가회로.Inverting the constant voltage unit 1 for supplying the constant voltage to each unit, the initial reset unit 2 for outputting the pulse signal at the initial stage when the constant voltage is output from the constant voltage unit 1, and the setting pulse signal SP An inverted amplifier 3 to amplify, an inverter I 1 inverting the output signal of the inverted amplifier 3, and pulses output from the initial set section 2 and the initial set mode 12 as follows. A flip-flop unit 4 which receives a signal as a reset signal and outputs four mode signals by receiving a pulse signal output from the inverter I 1 as a clock signal and a second mode output from the flip-flop unit 4 The gate unit 5 for outputting the timer first to second drive control signals in accordance with the bet fourth mode signal, and the timer drive when any one of the timer first to third drive control signals is output from the gate unit 5. A timer power switching unit 6 for outputting power and driving the first to third timers in the gate unit 5. And a control signal is also shown the state in which output as well as the timer 2 and the timer, a second and a third display unit (7) for outputting the number of the control signal constant during the third drive display, the pulse signal from the inverter (I 1) A switching muting unit 8 for outputting a pulse signal at the time of output and at the initial stage when the constant voltage is output from the constant voltage unit 1; The timer 6 is switched according to the timer 9 driven when the timer driving power is output from the unit 6, and the timer second and third time constant control signals output from the display unit 7, thereby correcting the three types of time corrections to the timer 9. A time constant switching unit 10 for setting a number, a square wave generator 11 outputting a square wave signal when the timer 9 stops driving, and a square wave signal is output from the square wave generator 11 Output a pulse signal for resetting the flip-flop portion 4 Timer function adding circuit, characterized in that the initial mode setting unit consists of 12 to. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019870008453A 1987-07-31 1987-07-31 Timing circuit KR900001471B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019870008453A KR900001471B1 (en) 1987-07-31 1987-07-31 Timing circuit
IN629/CAL/88A IN170017B (en) 1987-07-31 1988-07-28

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870008453A KR900001471B1 (en) 1987-07-31 1987-07-31 Timing circuit

Publications (2)

Publication Number Publication Date
KR890002737A true KR890002737A (en) 1989-04-11
KR900001471B1 KR900001471B1 (en) 1990-03-12

Family

ID=19263508

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870008453A KR900001471B1 (en) 1987-07-31 1987-07-31 Timing circuit

Country Status (2)

Country Link
KR (1) KR900001471B1 (en)
IN (1) IN170017B (en)

Also Published As

Publication number Publication date
IN170017B (en) 1992-01-25
KR900001471B1 (en) 1990-03-12

Similar Documents

Publication Publication Date Title
KR930003540A (en) Noise suppressed data output buffer
JPS6437797A (en) Eprom device
KR880005746A (en) Semiconductor integrated circuit
JPS62145913A (en) Clock driving circuit
JPS5453240A (en) Reverse voltage generating circuit
KR850004854A (en) Output pulse generation circuit and addressing method according to address variation
KR880000880A (en) Comparator
KR880010367A (en) Output circuit
KR890002737A (en) Timer function additional circuit
GB1426191A (en) Digital circuits
KR930005349A (en) Waveform generator
JPS5412777A (en) Pulse motor driving circuit for watches
JPS6477314A (en) Semiconductor circuit
GB1482798A (en) Dc signal receiving circuits
SU1624662A1 (en) Bipolar pulse generator
JPS54152936A (en) Output buffer circuit
JPS5347727A (en) Power circuit
KR930006135Y1 (en) Circuit for generating electric pulses
SU1045355A1 (en) Pulse generator
FR2298243A1 (en) Two-dimensional matrix switching logic - is employed in transmitting signals to liquid crystal digital indicator
KR890010641A (en) Analog clock circuit
SU682998A1 (en) Square voltage puls shaper
JPS54101115A (en) 6-phase pulse motor 3-3 phase excitation drive circuit
KR880002873Y1 (en) Clock dividing circuit
JPS5469040A (en) Driving system for c-mos circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19931229

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee