KR880004366A - CPU clock and character clock separation circuit - Google Patents

CPU clock and character clock separation circuit Download PDF

Info

Publication number
KR880004366A
KR880004366A KR1019860007948A KR860007948A KR880004366A KR 880004366 A KR880004366 A KR 880004366A KR 1019860007948 A KR1019860007948 A KR 1019860007948A KR 860007948 A KR860007948 A KR 860007948A KR 880004366 A KR880004366 A KR 880004366A
Authority
KR
South Korea
Prior art keywords
clock
character
central processing
processing unit
oscillators
Prior art date
Application number
KR1019860007948A
Other languages
Korean (ko)
Other versions
KR900005588B1 (en
Inventor
박희덕
Original Assignee
한형수
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 한형수, 삼성전자 주식회사 filed Critical 한형수
Priority to KR1019860007948A priority Critical patent/KR900005588B1/en
Publication of KR880004366A publication Critical patent/KR880004366A/en
Application granted granted Critical
Publication of KR900005588B1 publication Critical patent/KR900005588B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

내용 없음No content

Description

중앙처리장치 클럭과 캐릭터 클럭 분리회로CPU clock and character clock separation circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 종래의 회로도.1 is a conventional circuit diagram.

제2도는 본 발명의 회로도.2 is a circuit diagram of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

GR1-GR2: 제1, 2 발진기 U1: 선택부GR 1 -GR 2 : 1st, 2 oscillator U 1 : Selection part

U2: 제1카운터 U3: 제2카운터U 2 : Counter 1 U 3 : Counter 2

AN11-AN12: 앤드게이트 N11: 반전게이트AN 11 -AN 12 : AND gate N 11 : Invert gate

NOR11: 노아게이트NOR 11 : Noah Gate

Claims (1)

중앙처리장치 클럭으로 공급하기 위해 클럭을 발생하는 제1, 2발진기(GR1, GR2)를 구비한 중앙처리장치 클럭과 캐릭터 클럭 분류회로에 있어서, 상기 제1, 2발진기(GR1, GR2)의 발생 클럭을 컬럼모드에 따라 선택하여 제1발진기(GR1)의 발생신호를 중앙처리장치 클럭으로 계속 입력되도록 하는 선택부(U1)와, 세트(컬럼)가 변화하더라도 항상 상기 제1발진기(GR1)의 발생클럭을 분주하여 중앙처리장치 클럭으로 공급하는 제1카운터부(U2)와, 상기 선택부(U1)의 모드 선택에 따라 상기 제1, 2발진기(GR1, GR2)의 발생신호를 도트클럭으로 공급하며 이 신호를 소정 분주하여 캐릭터 클럭으로 공급하는 제2카운터부(U3)로 구성함을 특징으로 하는 중앙처리장치 클럭과 캐릭터 클럭 분리회로.In the central processing unit clock and character clock classification circuit including the first and second oscillators GR 1 and GR 2 for generating a clock for supplying the central processing unit clock, the first and second oscillators GR 1 and GR 2 ) a selection unit U 1 for selecting the generation clock of 2 ) according to the column mode so that the generation signal of the first oscillator GR 1 is continuously input to the central processing unit clock, and even if the set (column) changes. 1 oscillator first counter unit (U 2) and the first and second oscillators in accordance with the mode selection of the selection unit (U 1), which frequency divider is supplied to a central processing unit clock for generating clock (GR 1) (GR 1 And a second counter unit (U 3 ) for supplying the generated signal of GR 2 ) to a dot clock and dividing the signal to a character clock. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019860007948A 1986-09-23 1986-09-23 Cpu's clock and character's clock devided circuits KR900005588B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019860007948A KR900005588B1 (en) 1986-09-23 1986-09-23 Cpu's clock and character's clock devided circuits

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019860007948A KR900005588B1 (en) 1986-09-23 1986-09-23 Cpu's clock and character's clock devided circuits

Publications (2)

Publication Number Publication Date
KR880004366A true KR880004366A (en) 1988-06-03
KR900005588B1 KR900005588B1 (en) 1990-07-31

Family

ID=19252433

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019860007948A KR900005588B1 (en) 1986-09-23 1986-09-23 Cpu's clock and character's clock devided circuits

Country Status (1)

Country Link
KR (1) KR900005588B1 (en)

Also Published As

Publication number Publication date
KR900005588B1 (en) 1990-07-31

Similar Documents

Publication Publication Date Title
KR900010774A (en) Back bias voltage generation circuit
KR880002328A (en) Digital phase-locked loop
KR910010386A (en) Data processing device
KR880004366A (en) CPU clock and character clock separation circuit
KR830008557A (en) Tuner
KR860001643A (en) Phase change circuit
KR840002602A (en) Method and apparatus for applying the phase according to the incoming signal to the oscillator
KR910009005A (en) Terminal device connected to communication network
JPS5755601A (en) Quartz oscillating circuit
KR920003040Y1 (en) Clock division selecting circuit
KR960024804A (en) Clock Generation Circuit and Microcomputer
KR870005302A (en) Data transmission signal generation circuit
KR890006072A (en) Circuit of television receiver with device for generating identification signal
KR860002769Y1 (en) Double clock pulse generator for microprocessor
KR870003619A (en) Frequency stabilization device of logic gate crystal oscillator
KR880002067A (en) Personal computer clock interface circuit
KR910008951A (en) Vertical Oscillation Discrimination Circuit
KR970051070A (en) High voltage generator of semiconductor device
KR890005971A (en) Frequency demodulator by PLL circuit
KR930012022B1 (en) Cluck generator for keyboard controller
SU807474A1 (en) Synchronyzable self-excited oscillator
KR870005392A (en) Master latch circuit
KR920003475Y1 (en) Programmable clock-delay circuit
KR920009220A (en) Screen Character Display
KR970055554A (en) Ring oscillator

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030627

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee