KR880004359Y1 - Mode automatic modulating signal generating circuit of vtr - Google Patents

Mode automatic modulating signal generating circuit of vtr Download PDF

Info

Publication number
KR880004359Y1
KR880004359Y1 KR2019850008920U KR850008920U KR880004359Y1 KR 880004359 Y1 KR880004359 Y1 KR 880004359Y1 KR 2019850008920 U KR2019850008920 U KR 2019850008920U KR 850008920 U KR850008920 U KR 850008920U KR 880004359 Y1 KR880004359 Y1 KR 880004359Y1
Authority
KR
South Korea
Prior art keywords
transistor
generating circuit
signal generating
vtr
mode automatic
Prior art date
Application number
KR2019850008920U
Other languages
Korean (ko)
Other versions
KR870002867U (en
Inventor
김상일
Original Assignee
주식회사금성사
허신구
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사금성사, 허신구 filed Critical 주식회사금성사
Priority to KR2019850008920U priority Critical patent/KR880004359Y1/en
Publication of KR870002867U publication Critical patent/KR870002867U/en
Application granted granted Critical
Publication of KR880004359Y1 publication Critical patent/KR880004359Y1/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/24Signal processing not specific to the method of recording or reproducing; Circuits therefor for reducing noise
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/18Driving; Starting; Stopping; Arrangements for control or regulation thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

내용 없음.No content.

Description

비디오 테이프 레코더의 모드 자동절환신호 발생회로Mode Automatic Switching Signal Generation Circuit of Video Tape Recorder

제1도는 본 고안의 회로도.1 is a circuit diagram of the present invention.

제2(a)도, 제2(b)도는 본 고안의 입,출력 전압 파형도.Figure 2 (a), Figure 2 (b) is an input and output voltage waveform diagram of the present invention.

본 고안은 고충실도(Hi-Fi)비디오 테이프 레코더에서 고충실도 테이프 재생시에 잡음이 발생되면 고충실도 재생모드에서 보통 재생모드로 강제로 절환시키는 신호를 발생하는 비디오 테이프 레코드의 모드 자동절환신호 발생회로의 구성에 관한 것이다.The present invention provides a mode automatic switching signal generation circuit of a video tape recorder that generates a signal forcing a switch from a high fidelity playback mode to a normal playback mode when noise is generated during a high fidelity tape playback in a Hi-Fi video tape recorder. It is about the configuration.

종래에는 고충실도 비디오 테이프 레코더에서 고충실도 테이프 재생시에 트래킹 어긋남 또는 테이프 긁힘등에 의하여 잡음이 발생되면 그대로 출력에 나타난다는 단점이 있었다.Conventionally, when a high fidelity video tape recorder generates noise due to a tracking shift or a scratch on a tape during high fidelity tape playback, the output appears as it is.

본 고안은 이와 같은 종래의 단점을 없이하도록 고충실도 테이프 재생시에 잡음발생이 되면 보통모드로 절환하여 잡음성분을 소거하여서 맑고 깨끗한 음질을 얻을 수있도록한 것이다. 본 고안 회로구성은 제1도에 도시된 바와 같이, 뮤트신호입력단자(1)는 저항(R1)을 통해 에미터 접지된 트랜지스터(Q1)의 베이스에 연결하고, 트랜지스터(Q1)의 콜렉터는 저항(R2)과 콘덴서(C1)의 시정수 만큼 지연되어 도통되는 트랜지스터(Q2)의 베이스에 연결하며, 트랜지스터(Q2)의 콜렉터는 트랜지스터(Q3, Q4)와 저항(R3-R6)으로 구성된 증폭부를 통해 출력단자(2)에 연결하며서 된 것이다.The present invention is intended to obtain a clear and clear sound quality by eliminating the noise components by switching to the normal mode when the noise generated during high-fidelity tape playback so as to eliminate such a conventional disadvantage. The invented circuit arrangement of the mute signal input terminal 1 has a resistance (R 1) to the emitter connected to the base of the grounding transistor (Q 1) through, and the transistor (Q 1), as illustrated in FIG. 1 The collector is connected to the base of transistor Q 2 , which is delayed by the time constant of resistor R 2 and capacitor C 1 , and the collector of transistor Q 2 is connected to transistors Q 3 and Q 4 . It is connected to the output terminal (2) through the amplifier consisting of (R 3 -R 6 ).

미 설명 부호 : B-는 전원, 3은 튜트신호 발생회로, 31은 FM출력레벨검파기, 32는 뮤트신호 발생기, 4는 모드 절환회로, CTL : 제어단자, O : 출력가동단자, H : 고충실도재생입력, N : 통상재생입력이다.Unexplained code: B - power supply, 3 is a signal generator, 31 is an FM output level detector, 32 is a mute signal generator, 4 is a mode switching circuit, CTL: control terminal, O: output operation terminal, H: high fidelity Playback input, N: Normal playback input.

본 고안의 작용효과를 상세히 설명하면 다음과 같다.Referring to the effect of the present invention in detail as follows.

먼저, 제1도에서 뮤트신호 발생회로(3)는 고충실도 테이프 재생시 트래킹 어긋남 또는 테이프 굶힘등으로 고충실도 재생출력이 떨어질때 뮤트신호를 발생하는 FM신호 프로세서이며 모드 절환회로(4)는 입력이 하이일때는 보통재생 모드로 로우일때는 고충실도 재생모드로 재생회로를 모드절환 시키는 회로로서 고충실도 테이프 재생시에 잡음이 발생하면 뮤트신호 발생회로(3)에서 제2(a)도와 같은 뮤트신호가 발생하여 입력단자(1)에 가해지게 된다. 뮤트신호가 하이일때는 트랜지스터(Q1)가온되어 트랜지스터(Q2)는 오프된다.First, in FIG. 1, the mute signal generation circuit 3 is an FM signal processor that generates a mute signal when the high fidelity playback output falls due to tracking misalignment or tape starvation, etc., during high fidelity tape playback, and the mode switching circuit 4 is an input. If the noise is generated during high-fidelity tape playback, the mute signal generation circuit (3) mutes the same as the second (a) in the high-fidelity playback mode. Is generated and applied to the input terminal (1). When the mute signal is high, transistor Q 1 is turned on and transistor Q 2 is turned off.

따라서 트랜지스터(Q3)가 온되므로 트랜지스터(Q4)도 온되어 출력단자(2)에서는 트랜지스터(Q3,Q4)로 증폭된 하이 신호가 출력되어 모드절환회로(4)에 입력되므로 이 순간 모드절환회로(4)에 의하여 고충실도 재생모드에서 보통 재생모드로 절환되어 충실도는 다소 낮아져도 잡음발생이 크게 억제된다.Therefore, since the transistor Q 3 is turned on, the transistor Q 4 is also turned on, and the output terminal 2 outputs a high signal amplified by the transistors Q 3 and Q 4 and is input to the mode switching circuit 4 at this moment. The mode switching circuit 4 switches from the high fidelity regeneration mode to the normal regeneration mode, so that the generation of noise is greatly suppressed even when the fidelity is slightly lowered.

제2(a)도에서 뮤트신호가 로우가 되면 이때 트랜지스터(Q1)는 오프되지만 트랜지스터(Q2)는 콘덴서(C1)가 저항(R2)을 통해 트랜지스터(Q2)가 온 될만큼의 소정의 전압치까지 충전하는 동안 계속 오프상태를 유지하고 있으므로 출력단자(2)는 로우가되지않고 제2(b)도와 같이 일정시간(t2)지연되어 계속하여 상태를 유지하고 있게된다.When the second (a) is a mute signal is low in Fig. In this case the transistor (Q 1) is off, but the transistor (Q 2) is a capacitor (C 1) is enough for the transistor (Q 2) via a resistor (R 2) on The output terminal 2 does not go low while being charged to the predetermined voltage value of the output terminal 2, and as shown in the second (b), the predetermined time (t 2 ) is delayed to maintain the state.

따라서 뮤트신호가 로우로 되는 시간(t1)보다는 지연시간(t2)가 길게 설정되어 있다. 뮤트신호가 다시 하이가 되면 트랜지스터(Q1)는 다시 온되고 콘덴서(C1)에 충전된 전하는 트랜지스터(Q2)가 온되기전에 트랜지스터(Q1)를 통해 방전되므로 트랜지스터(Q2)는 오프상태를 계속 유지하게 되어 출력단자(2) 또한 하이 상태로 계속유지된다.Therefore, the delay time t 2 is set longer than the time t 1 when the mute signal goes low. When the mute signal goes high again, transistor Q 1 is turned on again and the charge charged in capacitor C 1 is discharged through transistor Q 1 before transistor Q 2 is turned on, so transistor Q 2 is turned off. The state is maintained and the output terminal 2 is also kept high.

이때 저항(R2)과 콘덴서(C1)의 시정수를 조정하여 뮤트신호가 로우인 시간(t1)보다 지연시간(t2)이 크도록 하므로서 나와 같이 뮤트신호가 발생되고 있는 시간보다 임의의 시간(t2)만큼 지연된 한개의 구형파를 출력단자(2)에서 출력하여 뮤트신호와 로우가자주 발생할때마다 모드가 절환되면 소비자가 불편하게 느끼게 되므로 시간(t2)이 시간(t1)보다 길게 되어 있어 모드절환회로(4)를 안정되게 구동시켜 주는 것이다.At this time, the delay time t 2 is greater than the time t 1 when the mute signal is low by adjusting the time constants of the resistor R 2 and the capacitor C 1 . One square wave delayed by the time t 2 is outputted from the output terminal 2 so that whenever the mute signal and the low frequency are frequently switched, the consumer feels uncomfortable, so the time t 2 is time t 1 . It becomes longer and drives the mode switching circuit 4 stably.

뮤트신호가 더 이상 입력되지 않는 상태 즉, 잡음발생이 적어지면 소정시간(t2)후에 트랜지스터(Q2)가 온되어 트랜지스터(Q3, Q4)들이 오프되므로 출력단자(2)는 로우 상태가 되어 모드 절환회로(4)는 고충실도 재생모드 다시 절환시키게 되는 것이다.When the mute signal is no longer input, that is, when the noise is reduced, the transistor Q 2 is turned on after the predetermined time t 2 and the transistors Q 3 and Q 4 are turned off, so the output terminal 2 is low. The mode switching circuit 4 switches back to the high fidelity regeneration mode.

이와 같이 본 고안에 의하면 고충실도 재생시의 잡음 발생이 억제되어 깨끗한 음질을 얻을 수 있고 또 구성도 간단하여 제조 하기도 용이하게된 것이다.As described above, according to the present invention, noise generation during high-fidelity reproduction is suppressed, so that clean sound quality can be obtained, and the configuration is simple, making it easy to manufacture.

Claims (1)

뮤트신호 입력단자(1)는 저항(R1)을 통해 에미터 접지된 트랜지스터(Q1)의 베이스에 연결하고, 트랜지스터(Q1)의 콜렉터는 저항(R2)과 콘덴서(C1)의 시정수만큼 지연되어 도통되는 트랜지스터(Q2)의 베이스에 연결하며, 트랜지스터(Q2)의 콜렉터는 트랜지스터(Q3, Q4)와 저항(R3-R6)으로 구성된 증폭부를 통해 출력단자(2)에 연결하여서된 비디오 테이프 레코더의 모드자동절환신호 발생회로.The mute signal input terminal 1 is connected to the base of the emitter grounded transistor Q 1 through a resistor R 1 , and the collector of transistor Q 1 is connected to the resistor R 2 and the capacitor C 1 . It is connected to the base of the transistor Q 2 which is delayed by a time constant, and the collector of the transistor Q 2 is connected to the output terminal through an amplification unit composed of the transistors Q 3 and Q 4 and the resistors R 3 -R 6 . (2) A mode automatic switching signal generating circuit of a video tape recorder connected to (2).
KR2019850008920U 1985-07-16 1985-07-16 Mode automatic modulating signal generating circuit of vtr KR880004359Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019850008920U KR880004359Y1 (en) 1985-07-16 1985-07-16 Mode automatic modulating signal generating circuit of vtr

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019850008920U KR880004359Y1 (en) 1985-07-16 1985-07-16 Mode automatic modulating signal generating circuit of vtr

Publications (2)

Publication Number Publication Date
KR870002867U KR870002867U (en) 1987-03-19
KR880004359Y1 true KR880004359Y1 (en) 1988-12-08

Family

ID=19243878

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019850008920U KR880004359Y1 (en) 1985-07-16 1985-07-16 Mode automatic modulating signal generating circuit of vtr

Country Status (1)

Country Link
KR (1) KR880004359Y1 (en)

Also Published As

Publication number Publication date
KR870002867U (en) 1987-03-19

Similar Documents

Publication Publication Date Title
US4390847A (en) Muting device
KR880004359Y1 (en) Mode automatic modulating signal generating circuit of vtr
GB2047056A (en) Fm defect compensation apparatus
JPS6339162B2 (en)
JPH0158886B2 (en)
KR910008267Y1 (en) Monitoring and muting circuit for tape recorder
US4618834A (en) Variable characteristics amplifier circuit
JPH0320934Y2 (en)
KR960007566Y1 (en) Voice signal processing circuit
JP3283284B2 (en) Automatic playback volume correction circuit
JPS631501Y2 (en)
KR940003918Y1 (en) Reproducing signal surpressing circuit of vcr for tv mode
KR930007496Y1 (en) Voice signal fade in and out circuit
KR890006632Y1 (en) Noise reduction circuit of vcr
KR860002344Y1 (en) Record vias circuit of tape record
KR920008562Y1 (en) Audio muting circuit of vcr
KR900010747Y1 (en) Fuction control circuit for audio system
KR880000678B1 (en) Switching arrangement for producing a d.c control voltage responsive to an alternating voltage
KR910002995Y1 (en) Phonetics signal automatic switching circuit for hi-fi vcr
JPS5830250Y2 (en) tape recorder
JPS593603Y2 (en) Muting circuit
JPH0123989B2 (en)
KR920004016Y1 (en) Converting circuit of tape velocity when to play in vtr without video signal
KR870001155Y1 (en) Voice signal recording circuit using a false image synchronizing signal
KR910006139Y1 (en) Melody generating apparatus when image signal is not

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
LAPS Lapse due to unpaid annual fee