KR880001875Y1 - Wave correction circuit - Google Patents

Wave correction circuit Download PDF

Info

Publication number
KR880001875Y1
KR880001875Y1 KR2019850003820U KR850003820U KR880001875Y1 KR 880001875 Y1 KR880001875 Y1 KR 880001875Y1 KR 2019850003820 U KR2019850003820 U KR 2019850003820U KR 850003820 U KR850003820 U KR 850003820U KR 880001875 Y1 KR880001875 Y1 KR 880001875Y1
Authority
KR
South Korea
Prior art keywords
transistor
voltage
waveform
circuit
correction circuit
Prior art date
Application number
KR2019850003820U
Other languages
Korean (ko)
Other versions
KR860013986U (en
Inventor
이윤기
Original Assignee
주식회사 금성사
허신구
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 허신구 filed Critical 주식회사 금성사
Priority to KR2019850003820U priority Critical patent/KR880001875Y1/en
Publication of KR860013986U publication Critical patent/KR860013986U/en
Application granted granted Critical
Publication of KR880001875Y1 publication Critical patent/KR880001875Y1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/18Generation of supply voltages, in combination with electron beam deflecting

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)

Abstract

내용 없음.No content.

Description

수평 출력회로의 파형 보정회로Waveform Correction Circuit of Horizontal Output Circuit

제1도는 본 고안의 파형 보정회로도.1 is a waveform correction circuit diagram of the present invention.

제2도는 제1도 각 부의 파형도.2 is a waveform diagram of each part of FIG.

* 도면의 주요 부분에 대한 부호의 설명* Explanation of symbols for the main parts of the drawings

T1·T2: 트랜스 TR1: 트랜지스터T 1 T 2 : Trans TR 1 : Transistor

C4: 콘덴서 R5: 저항C 4 : condenser R 5 : resistance

D3: 다이오드D 3 : Diode

본 고안은 텔레비젼 수상기의 수평 출력회로에 관한 것으로, 특히 수평 출력회로의 출력 전압을 궤환시켜 깨끗한 화면이 출력되게 한 수평 출력회로의 파형 보정회로에 관한 것이다.The present invention relates to a horizontal output circuit of a television receiver, and more particularly, to a waveform correction circuit of a horizontal output circuit in which a clear screen is output by feedbacking an output voltage of the horizontal output circuit.

종래의 텔레비젼 수상기에 사용되는 수평 출력회로는 트랜스의 전달 특성의 불량 등으로 인해 필요 없는 주파수가 혼합되어 출력되는 전압의 파형이 깨끗하지 못하므로 화면에 수직바아(bar)가 출력되고, 심지어는 다른 제품에 많은 영향을 주는 결함이 있었다.The horizontal output circuit used in a conventional television receiver has a vertical bar output on the screen because the waveform of the output voltage is not clean because of unnecessary frequency mixing due to poor transmission characteristics of the transformer. There were defects that greatly affected the product.

본 고안은 이와같은 종래의 결함을 감안하여, 간단한 회로의 구성으로 수평출력회로의 출력전압파형을 깨끗히 보정하게 안출한 것으로, 이를 첨부된 도면에 의하여 상세히 설명하면 다음과 같다.The present invention is conceived to cleanly correct the output voltage waveform of the horizontal output circuit in a simple circuit configuration in view of such a conventional defect, as described in detail with the accompanying drawings as follows.

제1도에 도시한 바와같이 수평구동회로(1)가 베이스에 접속된 트랜지스터(TR1)의 콜렉터를 트랜스(T1)의 일차측(T11)에 접속하여 그의 이차측(T12)을 병렬로 접속된 코일(L1)과 저항(R3)을 통해 트랜지스터(TR2)의 베이스에 접속하고, 트랜지스터(TR2)의 콜렉터는 트랜스(T2)의 일차측(T21)에 접속하여 그의 이차측(T22)을 다이오드(D2)를 통해 고압회로(2)에 접속한 수평 출력회로에 있어서, 트랜지스터(TR2)의 콜렉터를 콘덴서(C4)를 통해 저항(R5) 및 애노드가 접지된 다이오드(D3)의 캐소우드 접속하여, 저항(R5)을 트랜지스터(TR2)의 베이스에 접속한 것으로, 도면중 미설명 부호 R1, R2, R4는 저항, C1-C3는 콘덴서, D1,D2는 다이오드, L1는 코일이며, VCC는 전원이다.As shown in FIG. 1, the horizontal drive circuit 1 connects the collector of the transistor TR 1 connected to the base to the primary side T 11 of the transformer T 1 to connect the secondary side T 12 thereof. It is connected to the base of the transistor TR 2 via the coil L 1 and the resistor R 3 connected in parallel, and the collector of the transistor TR 2 is connected to the primary side T 21 of the transformer T 2 . to its second side (T 22), the diode resistance by the capacitor (C 4), the collector of which in the horizontal output circuit, a transistor (TR 2) connected to the high pressure circuit (2) through (D 2) (R 5) And an anode connected to the cathode of the grounded diode D 3 , and a resistor R 5 connected to the base of the transistor TR 2. In the drawings, reference numerals R 1 , R 2 , and R 4 denote resistors, C 1 -C 3 is a capacitor, D 1 , D 2 is a diode, L 1 is a coil, and VCC is a power source.

이와같이 구성된 본 고안의 작용 효과를 설명하면 다음과 같다.Referring to the effects of the present invention configured as described above are as follows.

텔레비젼 수상기에 동작 전원을 공급하여 동작시키면, 종래와 같이 수평 구동회로(1)에서 출력된 전압은 트랜지스터(TR1)에 의해 증폭되어 트랜스(T1)의 일차측(T11)에 인가되고, 일차측(T11)에 인가된 전압은 그의 이차측(T12)에 유도되어 트랜지스터(TR2)의 베이스에는 제2(a)도에 도시한 바와 같은 파형의 전압이 인가된다.When operating by supplying operating power to the television receiver, the voltage output from the horizontal drive circuit 1 is amplified by the transistor TR 1 and applied to the primary side T 11 of the transformer T 1 as in the prior art. The voltage applied to the primary side T 11 is induced at its secondary side T 12 , and a voltage having a waveform as shown in FIG. 2 (a) is applied to the base of the transistor TR 2 .

여기서, 일정 전압(V1)이하의 전압은 트랜스(T1)의 전달특성의 불량등으로 인해 발생되는 전압으로, 그 전압은 다이오드(D3)를 도통시켜 접지로 흐르게 되고, 또한 트랜지스터(TR2)에 의해 증폭되어 콜렉터로 출력된 제2(b)도에 도시한 바와 같은 파형의 전압은 콘덴서(C4) 및 저항(R5)을 통해 그의 베이스로 궤환되므로 트랜지스터(TR2)의 베이스에 인가되는 전압의 파형은 제2(c)도에 도시한 바와같이 개선되어 인가된다.Here, the voltage below the predetermined voltage (V 1 ) is a voltage generated due to poor transmission characteristics of the transformer (T 1 ), and the voltage flows to the ground by conducting the diode (D 3 ), and also the transistor (TR). The voltage of the waveform as shown in FIG. 2 (b) amplified by 2 ) and outputted to the collector is fed back to its base through the capacitor C 4 and the resistor R 5 , and thus the base of the transistor TR 2 . The waveform of the voltage applied to is improved and applied as shown in FIG. 2 (c).

따라서, 트랜지스터(TR2)는 거의 구형파에 가까운 파형의 전압을 증폭시켜 트랜스(T2)의 일차측(T21)에 인가되고, 이에따라 고압회로(2)에는 구형파에 가까운 전압이 인가된다.Therefore, the transistor TR 2 amplifies a voltage having a waveform almost close to the square wave, and is applied to the primary side T 21 of the transformer T 2. Accordingly, the voltage close to the square wave is applied to the high voltage circuit 2.

이상에서 설명한 바와같이 본 고안은 간단한 회로의 구성으로 수평출력회로의 출력파형을 구형파에 가깝게 개선하게 되므로 사용자는 수직 바아가 없는 깨끗한 화면을 시청하게 되는 효과가 있게 된다.As described above, the present invention improves the output waveform of the horizontal output circuit close to the square wave with a simple circuit configuration, so that the user can see a clean screen without vertical bars.

Claims (1)

트랜스(T1)의 이차측에 유도된 전압을 트랜지스터(TR2)로 증폭시키는 수평출력회로에 있어서, 트랜지스터(TR2)의 콜렉터를 콘덴서(C4)를 통해 저항(R5)및 다이오드(D3)에 접속하고, 저항(R5)은 트랜지스터(TR2)의 베이스에 접속하여 구성함을 특징으로 하는 수평 출력회로의 파형 보정회로.Transformer (T 1) the secondary side of the in the voltage to the horizontal output circuit to amplify a transistor (TR 2), the transistor resistance (R 5) and a diode to the collector via a capacitor (C 4) of the (TR 2) induced in the ( D 3 ), and the resistor (R 5 ) is connected to the base of the transistor (TR2) to configure the waveform correction circuit of the horizontal output circuit.
KR2019850003820U 1985-04-08 1985-04-08 Wave correction circuit KR880001875Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019850003820U KR880001875Y1 (en) 1985-04-08 1985-04-08 Wave correction circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019850003820U KR880001875Y1 (en) 1985-04-08 1985-04-08 Wave correction circuit

Publications (2)

Publication Number Publication Date
KR860013986U KR860013986U (en) 1986-11-20
KR880001875Y1 true KR880001875Y1 (en) 1988-05-21

Family

ID=19241195

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019850003820U KR880001875Y1 (en) 1985-04-08 1985-04-08 Wave correction circuit

Country Status (1)

Country Link
KR (1) KR880001875Y1 (en)

Also Published As

Publication number Publication date
KR860013986U (en) 1986-11-20

Similar Documents

Publication Publication Date Title
KR880001875Y1 (en) Wave correction circuit
KR930004007B1 (en) Horizontal deffection circuit
US4275417A (en) Aperture correction signal processing circuit
CA1234414A (en) Frequency multiplying circuit
US4831311A (en) High voltage stabilizing circuit for prevention of overheating
KR960006092Y1 (en) Base driving current compensation circuit
PL89521B1 (en)
KR900009576Y1 (en) High voltage stabilization circuit
KR900009573Y1 (en) Deflecting electron beam circuit for monitor
KR900004806Y1 (en) Anti-overheating highvoltage stabilization circuit
US4698559A (en) Power amplifiers for driving inductive loads
JPS63198414A (en) Proximity switch
JP2637990B2 (en) Protection circuit for television receiver
KR900009577Y1 (en) Horizontal deflecting protecting circuit
KR900004805Y1 (en) Anti-overheating highvoltage stabilization circuit
JPH0216633B2 (en)
KR890001339Y1 (en) Horizental york in put circuit for a monitor
KR900004871Y1 (en) Anti-over heating high voltage stabilization circuit
JPS5830278A (en) Horizontal deflecting device
KR960006105Y1 (en) Compensation circuit of crt
KR880000817Y1 (en) Double brightness image processing circuit
CA1160696A (en) Baseband sprectrum generator using logic level input pulses
KR930002310Y1 (en) High voltage generating circuit
SU1631468A1 (en) Device for detection of faulty soldered joints
KR910001466Y1 (en) High voltage stabilization circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19941227

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee