KR860009594A - Mono / Color Monitor Video Signal Controller - Google Patents

Mono / Color Monitor Video Signal Controller Download PDF

Info

Publication number
KR860009594A
KR860009594A KR1019850003685A KR850003685A KR860009594A KR 860009594 A KR860009594 A KR 860009594A KR 1019850003685 A KR1019850003685 A KR 1019850003685A KR 850003685 A KR850003685 A KR 850003685A KR 860009594 A KR860009594 A KR 860009594A
Authority
KR
South Korea
Prior art keywords
signal
color monitor
monitor
pal
mono
Prior art date
Application number
KR1019850003685A
Other languages
Korean (ko)
Other versions
KR890000164B1 (en
Inventor
김기섭
Original Assignee
정재은
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정재은, 삼성전자 주식회사 filed Critical 정재은
Priority to KR1019850003685A priority Critical patent/KR890000164B1/en
Publication of KR860009594A publication Critical patent/KR860009594A/en
Application granted granted Critical
Publication of KR890000164B1 publication Critical patent/KR890000164B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/77—Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Color Television Systems (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

내용 없음No content

Description

흑백/컬러모니터겸용 비데오 신호 콘트롤러Mono / Color Monitor Video Signal Controller

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1 도는 본 발명의 회로도.1 is a circuit diagram of the present invention.

제 2 도는 제 1 도에 다른 타이밍 챠트.2 is a timing chart different from FIG.

제 3 도는 본 발명에 따른 데이터 프레임이다.3 is a data frame according to the present invention.

1 : CRT 콘트롤러, 2 : 비데오램, 3 : 컬러선택 레지스터, 4, 5 : 시리얼라이저, 6 : PAL(Programmable Array Logic), 7 : D형 콘넥터, DB : 데이터버스, CLK, CK : 각종클록신호, CS : 칩선택신호, BW : 모니터 선택신호, S1: 선택신호.1: CRT controller, 2: video RAM, 3: color select register, 4, 5: serializer, 6: PAL (Programmable Array Logic), 7: D type connector, DB: data bus, CLK, CK: various clock signals , CS: chip select signal, BW: monitor select signal, S 1 : select signal.

Claims (1)

데이터버스(DB)와 문자클록신호(CLK)가 연결되는 CRT 콘트롤러(1)에다 비데오램(2)과 D형 콘넥터(7)를 연결하고, 데이터버스(DB)와 칩선택신호(CS) 및 모니터선택신호(BW)가 연결되는 컬러선택레지스터(3)에는 PAL(6)을 상기 비데오램(2)의 출력신호(D0∼D7)와 돗트클록신호(CK) 및 선택신호(S1)가 연결되는 시리얼라이저(4)(5)에는 PAL(6)을 연결하며, 컬러모니터 또는 흑백모니터가 연결됨에 따라 내부의 논리회로구성이 달리되는 PAL(6)의 출력측에 D형 콘넥터(7)를 연결하여서 된 흑백/컬러 모니터겸용 비데오 신호 콘트롤러.The video bus (2) and the D-type connector (7) are connected to the CRT controller (1) to which the data bus (DB) and the character clock signal (CLK) are connected, and the data bus (DB) and the chip select signal (CS) and The PAL 6 is connected to the color selection register 3 to which the monitor selection signal BW is connected, and the output signal D 0 to D 7 of the video RAM 2, the dot clock signal CK, and the selection signal S 1. Connect PAL (6) to the serializer (4) (5) to which is connected, and D-type connector (7) to the output side of PAL (6), which has different logic circuit configuration as the color monitor or monochrome monitor is connected. Video signal controller for monochrome / color monitor. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019850003685A 1985-05-25 1985-05-25 Video signal controler KR890000164B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019850003685A KR890000164B1 (en) 1985-05-25 1985-05-25 Video signal controler

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019850003685A KR890000164B1 (en) 1985-05-25 1985-05-25 Video signal controler

Publications (2)

Publication Number Publication Date
KR860009594A true KR860009594A (en) 1986-12-23
KR890000164B1 KR890000164B1 (en) 1989-03-08

Family

ID=19241116

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019850003685A KR890000164B1 (en) 1985-05-25 1985-05-25 Video signal controler

Country Status (1)

Country Link
KR (1) KR890000164B1 (en)

Also Published As

Publication number Publication date
KR890000164B1 (en) 1989-03-08

Similar Documents

Publication Publication Date Title
JPS6441590A (en) Television transmission system
FI861705A (en) OMVANDLARE FOER ATT OMVANDLA EN OEVERLAPPAD AVSOEKNING AV RGB-VIDEOINGAONGSSIGNALER TILL EN ICKE OEVERLAPPAD AVSOEKNING.
EP0106441A3 (en) Colour video display terminal
KR860009427A (en) 2-phase clock signal supply shift register type semiconductor memory device
EP0202536A3 (en) Signal processing circuit for a color video printer
KR840002798A (en) Television receiver
DE3750123T2 (en) Interface module for superimposing alphanumeric characters over RGB video signals.
KR880004680A (en) Image quality correction circuit
KR860009594A (en) Mono / Color Monitor Video Signal Controller
EP0123896A3 (en) Character and video mode control circuit
KR950030144A (en) AV System Audio / Video Connectivity
KR890003229Y1 (en) Color signal speed processing circuit of crt display control device
KR900016879A (en) Multi Port Video RAM Interface Circuit
KR930000428Y1 (en) Time-delay circuit for d-ram
KR900000021Y1 (en) Circuit for processing specific characters of monitor
KR930006499Y1 (en) Latching circuit by dfc code
KR880000961A (en) Video memory
JP2811195B2 (en) Display device
KR870005295A (en) Banking VRAM for Videotex Decode for Computers
KR880006900A (en) Auto Convergence Circuit
KR860007583A (en) How to use ROM for fixed pattern
JPS6466688A (en) Color information converting circuit
KR880011774A (en) Sub-code Data Readout Circuit
JPS5830362U (en) Pulse receiver circuit
KR970049289A (en) Controllable Hardware Reset Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030227

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee