KR860001322B1 - 비손실 메모리 시스템 - Google Patents

비손실 메모리 시스템 Download PDF

Info

Publication number
KR860001322B1
KR860001322B1 KR1019810001734A KR810001734A KR860001322B1 KR 860001322 B1 KR860001322 B1 KR 860001322B1 KR 1019810001734 A KR1019810001734 A KR 1019810001734A KR 810001734 A KR810001734 A KR 810001734A KR 860001322 B1 KR860001322 B1 KR 860001322B1
Authority
KR
South Korea
Prior art keywords
input
transistors
memory
decoder
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR1019810001734A
Other languages
English (en)
Korean (ko)
Inventor
리 데이비스 월터
로버트 크라울 더글라스
Original Assignee
모토로라 인코포레이티드
빈센트 죠셉 로너
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 모토로라 인코포레이티드, 빈센트 죠셉 로너 filed Critical 모토로라 인코포레이티드
Application granted granted Critical
Publication of KR860001322B1 publication Critical patent/KR860001322B1/ko
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Debugging And Monitoring (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)
  • Read Only Memory (AREA)
KR1019810001734A 1980-10-01 1981-05-19 비손실 메모리 시스템 Expired KR860001322B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/192,678 1980-10-01
US06/192,678 US4422162A (en) 1980-10-01 1980-10-01 Non-dissipative memory system

Publications (1)

Publication Number Publication Date
KR860001322B1 true KR860001322B1 (ko) 1986-09-13

Family

ID=22710625

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019810001734A Expired KR860001322B1 (ko) 1980-10-01 1981-05-19 비손실 메모리 시스템

Country Status (13)

Country Link
US (1) US4422162A (enExample)
EP (1) EP0060851B1 (enExample)
JP (1) JPH0241835B2 (enExample)
KR (1) KR860001322B1 (enExample)
AU (1) AU545864B2 (enExample)
BR (1) BR8108824A (enExample)
CA (1) CA1167961A (enExample)
DE (1) DE3177112D1 (enExample)
IL (1) IL63701A0 (enExample)
IT (1) IT1172202B (enExample)
MX (1) MX152509A (enExample)
WO (1) WO1982001274A1 (enExample)
ZA (1) ZA816032B (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4627034A (en) * 1984-11-09 1986-12-02 Fairchild Camera And Instrument Corporation Memory cell power scavenging apparatus and method
US5128558A (en) * 1989-10-18 1992-07-07 Texas Instruments Incorporated High speed, low power consumption voltage switching circuit for logic arrays
US5555183A (en) * 1991-12-02 1996-09-10 Motorola, Inc Method and apparatus for synchronizing to a synchronous selective call signal
US5649315A (en) * 1995-09-21 1997-07-15 Motorola, Inc. Method for selecting between first, second and third battery saving periods in a selective call
US5550829A (en) * 1995-10-24 1996-08-27 Motorola, Inc. Method for reallocation frame assignments of receives in a communication system

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3644904A (en) * 1969-11-12 1972-02-22 Gen Instrument Corp Chip select circuit for multichip random access memory
US3601629A (en) * 1970-02-06 1971-08-24 Westinghouse Electric Corp Bidirectional data line driver circuit for a mosfet memory
US3721964A (en) * 1970-02-18 1973-03-20 Hewlett Packard Co Integrated circuit read only memory bit organized in coincident select structure
US3680061A (en) * 1970-04-30 1972-07-25 Ncr Co Integrated circuit bipolar random access memory system with low stand-by power consumption
US3688280A (en) * 1970-09-22 1972-08-29 Ibm Monolithic memory system with bi-level powering for reduced power consumption
US3740730A (en) * 1971-06-30 1973-06-19 Ibm Latchable decoder driver and memory array
US3753242A (en) * 1971-12-16 1973-08-14 Honeywell Inf Systems Memory overlay system
US3795898A (en) * 1972-11-03 1974-03-05 Advanced Memory Syst Random access read/write semiconductor memory
US3859637A (en) * 1973-06-28 1975-01-07 Ibm On-chip auxiliary latch for down-powering array latch decoders
JPS5125701A (ja) * 1974-08-28 1976-03-02 Fuji Electric Co Ltd Chodendokaitenkiniokeru suritsupuringukarachodendokoiruheno denkisetsuzokusochi
JPS528739A (en) * 1975-07-10 1977-01-22 Fujitsu Ltd Electronic circuit
DE2713648A1 (de) * 1976-03-26 1977-10-06 Tokyo Shibaura Electric Co Stromzufuhr-steuervorrichtung fuer speichervorrichtungen
US4174541A (en) * 1976-12-01 1979-11-13 Raytheon Company Bipolar monolithic integrated circuit memory with standby power enable
FR2443118A1 (fr) * 1978-11-30 1980-06-27 Ibm France Dispositif pour l'alimentation des memoires monolithiques
US4293927A (en) * 1979-12-12 1981-10-06 Casio Computer Co., Ltd. Power consumption control system for electronic digital data processing devices

Also Published As

Publication number Publication date
AU7586381A (en) 1982-04-28
US4422162A (en) 1983-12-20
WO1982001274A1 (en) 1982-04-15
IT1172202B (it) 1987-06-18
IT8149392A1 (it) 1983-03-29
EP0060851A1 (en) 1982-09-29
IT8149392A0 (it) 1981-09-29
ZA816032B (en) 1982-12-29
JPS57501654A (enExample) 1982-09-09
DE3177112D1 (en) 1989-11-09
EP0060851B1 (en) 1989-10-04
EP0060851A4 (en) 1985-07-01
AU545864B2 (en) 1985-08-01
BR8108824A (pt) 1982-08-24
JPH0241835B2 (enExample) 1990-09-19
IL63701A0 (en) 1981-11-30
MX152509A (es) 1985-08-14
CA1167961A (en) 1984-05-22

Similar Documents

Publication Publication Date Title
US4603404A (en) Semiconductor memory device with redundant cells
US4849935A (en) Semiconductor memory including transparent latch circuits
US4800529A (en) Semiconductive memory device with current control and comparison means to reduce power consumption and increase operating speed
US4608672A (en) Semiconductor memory
EP0044978B1 (en) Read-only storage
US4672582A (en) Semiconductor device
EP0115187B1 (en) Semiconductor memory device with decoder means
US4385370A (en) Decoder circuit
KR860001322B1 (ko) 비손실 메모리 시스템
EP0041603A1 (en) Read only storage matrix
US4198700A (en) Column decode circuit for random access memory
EP0019381A1 (en) Semiconductor memory device with address signal level setting
EP0018192A1 (en) Bipolar programmable read only memory device including address circuits
US4470133A (en) Memory circuit having a decoder
US4195358A (en) Decoder for a prom
EP0289893B1 (en) Bipmos decoder circuit
US5005154A (en) High speed programmable read on memory device formed by bipolar transistors
US6072413A (en) Current output type digital-to-analog converter capable of suppressing output current fluctuation using a current mirror
US4581549A (en) CMIS chip-select circuit
EP0090186A2 (en) Complementary logic circuit
KR900003901A (ko) 프로그램 가능한 반도체 메모리 회로
JPS60151891A (ja) メモリデバイス
KR910005598B1 (ko) 레벨변환기를 구비한 반도체 메모리 장치
US4697104A (en) Two stage decoder circuit using threshold logic to decode high-order bits and diode-matrix logic to decode low-order bits
SU1171849A1 (ru) Запоминающее устройство

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 19930914

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 19930914

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000