KR20250114053A - 부재, 부재의 제조 방법, 감광성 수지 조성물, 및, 반도체 부재 - Google Patents

부재, 부재의 제조 방법, 감광성 수지 조성물, 및, 반도체 부재

Info

Publication number
KR20250114053A
KR20250114053A KR1020257020621A KR20257020621A KR20250114053A KR 20250114053 A KR20250114053 A KR 20250114053A KR 1020257020621 A KR1020257020621 A KR 1020257020621A KR 20257020621 A KR20257020621 A KR 20257020621A KR 20250114053 A KR20250114053 A KR 20250114053A
Authority
KR
South Korea
Prior art keywords
group
pattern
preferable
formula
insulating pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020257020621A
Other languages
English (en)
Korean (ko)
Inventor
유타 야마카와
Original Assignee
후지필름 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지필름 가부시키가이샤 filed Critical 후지필름 가부시키가이샤
Publication of KR20250114053A publication Critical patent/KR20250114053A/ko
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/435—Cross-sectional shapes or dispositions of interconnections
    • H01L23/5283—
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004—Photosensitive materials
    • G03F7/027—Non-macromolecular photopolymerisable compounds having carbon-to-carbon double bonds, e.g. ethylenic compounds
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004—Photosensitive materials
    • G03F7/027—Non-macromolecular photopolymerisable compounds having carbon-to-carbon double bonds, e.g. ethylenic compounds
    • G03F7/032—Non-macromolecular photopolymerisable compounds having carbon-to-carbon double bonds, e.g. ethylenic compounds with binders
    • G03F7/037—Non-macromolecular photopolymerisable compounds having carbon-to-carbon double bonds, e.g. ethylenic compounds with binders the binders being polyamides or polyimides
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/16—Coating processes; Apparatus therefor
    • G03F7/168—Finishing the coated layer, e.g. drying, baking, soaking
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/26—Processing photosensitive materials; Apparatus therefor
    • G03F7/30—Imagewise removal using liquid means
    • H01L21/76802—
    • H01L21/7684—
    • H01L23/485—
    • H01L23/532—
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/26—Cleaning or polishing of the conductive pattern
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/062—Manufacture or treatment of conductive parts of the interconnections by smoothing of conductive parts, e.g. by planarisation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
    • H10W20/48—Insulating materials thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Materials For Photolithography (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
KR1020257020621A 2022-12-28 2023-12-22 부재, 부재의 제조 방법, 감광성 수지 조성물, 및, 반도체 부재 Pending KR20250114053A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022212214 2022-12-28
JPJP-P-2022-212214 2022-12-28
PCT/JP2023/046201 WO2024143211A1 (ja) 2022-12-28 2023-12-22 部材、部材の製造方法、感光性樹脂組成物、及び、半導体部材

Publications (1)

Publication Number Publication Date
KR20250114053A true KR20250114053A (ko) 2025-07-28

Family

ID=91717616

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020257020621A Pending KR20250114053A (ko) 2022-12-28 2023-12-22 부재, 부재의 제조 방법, 감광성 수지 조성물, 및, 반도체 부재

Country Status (5)

Country Link
JP (1) JPWO2024143211A1 (https=)
KR (1) KR20250114053A (https=)
CN (1) CN120476470A (https=)
TW (1) TW202433599A (https=)
WO (1) WO2024143211A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2026048731A1 (ja) * 2024-08-30 2026-03-05 富士フイルム株式会社 接合体、接合体の製造方法、感光性樹脂組成物、及び、半導体デバイス

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019090946A (ja) 2017-11-15 2019-06-13 日立化成株式会社 ネガ型感光性樹脂組成物及び半導体装置部材の製造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3455442B2 (ja) * 1998-10-30 2003-10-14 日本電信電話株式会社 配線構造の製造方法
JP2001044198A (ja) * 1999-07-27 2001-02-16 Sony Corp 半導体装置およびその製造方法
JP2003209104A (ja) * 2002-01-15 2003-07-25 Hitachi Chemical Dupont Microsystems Ltd 半導体装置及びその材料
JP6225585B2 (ja) * 2012-10-29 2017-11-08 日立化成デュポンマイクロシステムズ株式会社 耐熱性樹脂組成物、該樹脂組成物を用いたパターン硬化膜の製造方法及び電子部品
JP6435860B2 (ja) * 2012-11-05 2018-12-19 大日本印刷株式会社 配線構造体
JPWO2017081922A1 (ja) * 2015-11-11 2018-08-23 東レ株式会社 半導体装置およびその製造方法
TWI894339B (zh) * 2020-08-25 2025-08-21 日商富士軟片股份有限公司 硬化性樹脂組成物、硬化物、積層體、硬化物之製造方法及半導體元件

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019090946A (ja) 2017-11-15 2019-06-13 日立化成株式会社 ネガ型感光性樹脂組成物及び半導体装置部材の製造方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
비특허문헌 1: Advances in Photosensitive Polymer Based Damascene RDL Processes: Toward Submicrometer Pitches With More Metal Layers, 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), pp340-346

Also Published As

Publication number Publication date
TW202433599A (zh) 2024-08-16
WO2024143211A1 (ja) 2024-07-04
CN120476470A (zh) 2025-08-12
JPWO2024143211A1 (https=) 2024-07-04

Similar Documents

Publication Publication Date Title
WO2024095884A1 (ja) 樹脂組成物、硬化物、積層体、硬化物の製造方法、積層体の製造方法、半導体デバイスの製造方法、及び、半導体デバイス
KR20230148224A (ko) 네거티브형 감광성 수지 조성물, 경화물, 적층체, 경화물의 제조 방법, 및, 반도체 디바이스
KR20250113446A (ko) 적층체의 제조 방법, 감광성 수지 조성물, 및, 반도체 부재의 제조 방법
EP4596608A1 (en) Resin composition, cured product, laminate, method for producing cured product, method for producing laminate, method for producing semiconductor device, and semiconductor device
KR20250056254A (ko) 막의 제조 방법, 감광성 수지 조성물, 경화물의 제조 방법, 경화물, 및 적층체
KR20250055604A (ko) 수지 조성물, 경화물, 적층체, 경화물의 제조 방법, 적층체의 제조 방법, 반도체 디바이스의 제조 방법, 및, 반도체 디바이스
KR20240110029A (ko) 적층체, 디바이스, 수지 조성물, 경화물의 제조 방법, 적층체의 제조 방법, 및, 디바이스의 제조 방법
KR20240157714A (ko) 경화물의 제조 방법, 반도체 디바이스의 제조 방법, 처리액, 및, 수지 조성물
KR20250114053A (ko) 부재, 부재의 제조 방법, 감광성 수지 조성물, 및, 반도체 부재
KR20250113451A (ko) 부재, 부재의 제조 방법, 감광성 수지 조성물, 및, 반도체 부재
WO2022176869A1 (ja) 永久膜の製造方法、積層体の製造方法、及び、半導体デバイスの製造方法
KR102933491B1 (ko) 감광성 수지 조성물, 경화물, 적층체, 경화물의 제조 방법, 적층체의 제조 방법, 반도체 디바이스의 제조 방법, 및, 반도체 디바이스
WO2024095885A1 (ja) 樹脂組成物、硬化物、積層体、硬化物の製造方法、積層体の製造方法、半導体デバイスの製造方法、及び、半導体デバイス
KR20250040991A (ko) 수지 조성물, 경화물, 적층체, 경화물의 제조 방법, 적층체의 제조 방법, 반도체 디바이스의 제조 방법, 및, 반도체 디바이스
WO2024101266A1 (ja) 樹脂組成物、硬化物、積層体、硬化物の製造方法、積層体の製造方法、半導体デバイスの製造方法、及び、半導体デバイス
KR20250110271A (ko) 적층체의 제조 방법, 반도체 부재의 제조 방법, 감광성 수지 조성물, 적층체, 반도체 부재, 및, 수지 조성물
WO2026048731A1 (ja) 接合体、接合体の製造方法、感光性樹脂組成物、及び、半導体デバイス
WO2026048730A1 (ja) 接合体、接合体の製造方法、感光性樹脂組成物、及び、半導体デバイス
KR20250039447A (ko) 수지 조성물, 경화물, 적층체, 경화물의 제조 방법, 적층체의 제조 방법, 반도체 디바이스의 제조 방법, 및, 반도체 디바이스
KR20250042161A (ko) 수지 조성물, 경화물, 적층체, 경화물의 제조 방법, 적층체의 제조 방법, 반도체 디바이스의 제조 방법, 및, 반도체 디바이스
WO2024090460A1 (ja) 樹脂組成物、硬化物、積層体、硬化物の製造方法、積層体の製造方法、半導体デバイスの製造方法、及び、半導体デバイス
WO2024101295A1 (ja) 硬化物の製造方法、積層体の製造方法、半導体デバイスの製造方法、及び、半導体デバイス
WO2025070302A1 (ja) 樹脂組成物、及び再配線層用層間絶縁膜の製造方法
WO2026048734A1 (ja) 接合体の製造方法、半導体部材の製造方法、感光性樹脂組成物、積層体、半導体部材、及び、樹脂組成物
WO2026048733A1 (ja) 接合体の製造方法、感光性樹脂組成物、及び、半導体部材の製造方法

Legal Events

Date Code Title Description
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

Q12 Application published

Free format text: ST27 STATUS EVENT CODE: A-1-1-Q10-Q12-NAP-PG1501 (AS PROVIDED BY THE NATIONAL OFFICE)

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

D21 Rejection of application intended

Free format text: ST27 STATUS EVENT CODE: A-1-2-D10-D21-EXM-PE0902 (AS PROVIDED BY THE NATIONAL OFFICE)

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11 Amendment of application requested

Free format text: ST27 STATUS EVENT CODE: A-2-2-P10-P11-NAP-X000 (AS PROVIDED BY THE NATIONAL OFFICE)

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000