KR20230019828A - 직접 부착된 디스패치를 갖는 분리된 스위치 제어 경로 - Google Patents

직접 부착된 디스패치를 갖는 분리된 스위치 제어 경로 Download PDF

Info

Publication number
KR20230019828A
KR20230019828A KR1020227040696A KR20227040696A KR20230019828A KR 20230019828 A KR20230019828 A KR 20230019828A KR 1020227040696 A KR1020227040696 A KR 1020227040696A KR 20227040696 A KR20227040696 A KR 20227040696A KR 20230019828 A KR20230019828 A KR 20230019828A
Authority
KR
South Korea
Prior art keywords
functions
packet
function
host
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020227040696A
Other languages
English (en)
Korean (ko)
Inventor
밀린드 미탈
자이딥 다스티다르
Original Assignee
자일링크스 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 자일링크스 인코포레이티드 filed Critical 자일링크스 인코포레이티드
Publication of KR20230019828A publication Critical patent/KR20230019828A/ko
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Logic Circuits (AREA)
KR1020227040696A 2020-06-05 2021-02-18 직접 부착된 디스패치를 갖는 분리된 스위치 제어 경로 Pending KR20230019828A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/894,446 2020-06-05
US16/894,446 US11386031B2 (en) 2020-06-05 2020-06-05 Disaggregated switch control path with direct-attached dispatch
PCT/US2021/018540 WO2021247103A1 (en) 2020-06-05 2021-02-18 Disaggregated switch control path with direct-attached dispatch

Publications (1)

Publication Number Publication Date
KR20230019828A true KR20230019828A (ko) 2023-02-09

Family

ID=74871829

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020227040696A Pending KR20230019828A (ko) 2020-06-05 2021-02-18 직접 부착된 디스패치를 갖는 분리된 스위치 제어 경로

Country Status (6)

Country Link
US (1) US11386031B2 (cg-RX-API-DMAC7.html)
EP (1) EP4104060A1 (cg-RX-API-DMAC7.html)
JP (1) JP7700153B2 (cg-RX-API-DMAC7.html)
KR (1) KR20230019828A (cg-RX-API-DMAC7.html)
CN (1) CN115836282A (cg-RX-API-DMAC7.html)
WO (1) WO2021247103A1 (cg-RX-API-DMAC7.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12360937B2 (en) 2021-07-18 2025-07-15 Avago Technologies International Sales Pte. Limited Compute express Link™ (CXL) over ethernet (COE)
US12386751B2 (en) 2021-07-18 2025-08-12 Avago Technologies International Sales Pte. Limited Composable infrastructure enabled by heterogeneous architecture, delivered by CXL based cached switch SOC and extensible via cxloverethernet (COE) protocols

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6608813B1 (en) 1998-11-04 2003-08-19 Agere Systems Inc Method and apparatus for achieving fault tolerance in packet switching systems with inverse multiplexing
US6914907B1 (en) 1999-08-05 2005-07-05 Alcatel Canada Inc. Method and apparatus for providing multi-cast transmissions using a distributed router
US7027397B1 (en) * 2001-02-15 2006-04-11 Cisco Technology, Inc. Method and apparatus for accumulating and distributing traffic and flow control information in a packet switching system
WO2003038645A2 (en) * 2001-10-31 2003-05-08 University Of Texas A scalable processing architecture
US7251704B2 (en) 2002-08-23 2007-07-31 Intel Corporation Store and forward switch device, system and method
US7827343B2 (en) 2007-09-20 2010-11-02 International Business Machines Corporation Method and apparatus for providing accelerator support in a bus protocol
US8223650B2 (en) * 2008-04-02 2012-07-17 Intel Corporation Express virtual channels in a packet switched on-chip interconnection network
JP4734374B2 (ja) 2008-06-04 2011-07-27 アラクサラネットワークス株式会社 ネットワーク中継装置、および、ネットワーク中継装置方法
US8248951B2 (en) * 2009-09-11 2012-08-21 At&T Intellectual Property I, Lp Methods and apparatus to manage bypass paths in an internet protocol (IP) network
JP5561620B2 (ja) 2011-05-27 2014-07-30 日立金属株式会社 ネットワークシステム及びネットワークシステムの運用方法
US8825910B2 (en) * 2012-04-06 2014-09-02 International Business Machines Corporation Pass-through converged network adaptor (CNA) using existing ethernet switching device
JP5776618B2 (ja) 2012-04-16 2015-09-09 日立金属株式会社 ネットワークスイッチ
JP5935666B2 (ja) 2012-11-22 2016-06-15 日立金属株式会社 通信システムおよびネットワーク中継装置
US20140372660A1 (en) * 2013-06-14 2014-12-18 National Instruments Corporation Packet Routing Based on Packet Type in Peripheral Component Interconnect Express Bus Systems
CN104734993B (zh) 2013-12-24 2018-05-18 杭州华为数字技术有限公司 数据分流方法及分流器
JP6278800B2 (ja) 2014-04-03 2018-02-14 ＡＰＲＥＳＩＡ Ｓｙｓｔｅｍｓ株式会社 中継システムおよびスイッチ装置
JP6189783B2 (ja) 2014-04-08 2017-08-30 ＡＰＲＥＳＩＡ Ｓｙｓｔｅｍｓ株式会社 中継システムおよびスイッチ装置
CA2948036A1 (en) * 2014-05-26 2015-12-03 Zomojo Pty Ltd A trading system
US20160188519A1 (en) * 2014-12-27 2016-06-30 Intel Corporation Method, apparatus, system for embedded stream lanes in a high-performance interconnect
US9781209B2 (en) * 2015-08-20 2017-10-03 Intel Corporation Techniques for routing packets between virtual machines
US20170075838A1 (en) * 2015-09-14 2017-03-16 Qualcomm Incorporated Quality of service in interconnects with multi-stage arbitration
WO2018003629A1 (ja) * 2016-06-28 2018-01-04 日本電気株式会社 パケット処理装置、及び、パケット処理方法
US10282330B2 (en) * 2016-09-29 2019-05-07 Amazon Technologies, Inc. Configurable logic platform with multiple reconfigurable regions
US10587534B2 (en) * 2017-04-04 2020-03-10 Gray Research LLC Composing cores and FPGAS at massive scale with directional, two dimensional routers and interconnection networks
US10409743B1 (en) 2018-06-29 2019-09-10 Xilinx, Inc. Transparent port aggregation in multi-chip transport protocols

Also Published As

Publication number Publication date
CN115836282A (zh) 2023-03-21
JP7700153B2 (ja) 2025-06-30
US20210382838A1 (en) 2021-12-09
JP2023529831A (ja) 2023-07-12
WO2021247103A1 (en) 2021-12-09
EP4104060A1 (en) 2022-12-21
US11386031B2 (en) 2022-07-12

Similar Documents

Publication Publication Date Title
US11102117B2 (en) In NIC flow switching
CN114138702B (zh) 计算系统、pci设备管理器及其初始化方法
US10983920B2 (en) Customizable multi queue DMA interface
US10095645B2 (en) Presenting multiple endpoints from an enhanced PCI express endpoint device
CN107995129B (zh) 一种nfv报文转发方法和装置
CN112540941B (zh) 一种数据转发芯片及服务器
US9736116B2 (en) Cooperated approach to network packet filtering
US10178054B2 (en) Method and apparatus for accelerating VM-to-VM network traffic using CPU cache
JP2022533997A (ja) Ｓｏｃおよびｆｐｇａを有するサーバオフロードカード
US8225005B2 (en) Use of peripheral component interconnect input/output virtualization devices to create high-speed, low-latency interconnect
EP2630579B1 (en) Unified i/o adapter
KR20050039859A (ko) 저장 및 포워드 스위치 장치, 시스템 및 방법
US12430279B2 (en) System and method for ghost bridging
CN115298656A (zh) 用于调度可共享pcie端点设备的系统和方法
US20240126622A1 (en) I/o acceleration in a multi-node architecture
JP7700153B2 (ja) 直接取り付けられたディスパッチを使用した、分離されたスイッチ制御経路
US11809349B1 (en) Direct injection of a virtual interrupt
TW200407712A (en) Configurable multi-port multi-protocol network interface to support packet processing
US20240241843A1 (en) Network controller low latency data path
US11537539B2 (en) Acceleration of data between a network and local I/O in a NUMA system
EP4524742A1 (en) I/o acceleration in a multi-node architecture
US20240348562A1 (en) Multi-host isolation in a shared networking pipeline
US12549596B1 (en) Address decode and translate (ADT) logic
US12206579B2 (en) Reconfigurable dataflow unit with remote read/write functionality
US12487846B1 (en) Bonding multiple peripheral ports to a single virtual machine

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D21 Rejection of application intended

Free format text: ST27 STATUS EVENT CODE: A-1-2-D10-D21-EXM-PE0902 (AS PROVIDED BY THE NATIONAL OFFICE)

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11 Amendment of application requested

Free format text: ST27 STATUS EVENT CODE: A-2-2-P10-P11-NAP-X000 (AS PROVIDED BY THE NATIONAL OFFICE)

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000