KR20210141739A - 크로스 클록 도메인의 멀티 디지트 데이터 처리 방법 및 장치 - Google Patents

크로스 클록 도메인의 멀티 디지트 데이터 처리 방법 및 장치 Download PDF

Info

Publication number
KR20210141739A
KR20210141739A KR1020217035272A KR20217035272A KR20210141739A KR 20210141739 A KR20210141739 A KR 20210141739A KR 1020217035272 A KR1020217035272 A KR 1020217035272A KR 20217035272 A KR20217035272 A KR 20217035272A KR 20210141739 A KR20210141739 A KR 20210141739A
Authority
KR
South Korea
Prior art keywords
data
clock domain
changed
output
processing
Prior art date
Application number
KR1020217035272A
Other languages
English (en)
Korean (ko)
Inventor
첸 린
Original Assignee
지티이 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 지티이 코포레이션 filed Critical 지티이 코포레이션
Publication of KR20210141739A publication Critical patent/KR20210141739A/ko

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
KR1020217035272A 2019-06-28 2020-04-30 크로스 클록 도메인의 멀티 디지트 데이터 처리 방법 및 장치 KR20210141739A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201910578841.3A CN112148655B (zh) 2019-06-28 2019-06-28 多位数据跨时钟域的处理方法及装置
CN201910578841.3 2019-06-28
PCT/CN2020/088019 WO2020259080A1 (zh) 2019-06-28 2020-04-30 多位数据跨时钟域的处理方法及装置

Publications (1)

Publication Number Publication Date
KR20210141739A true KR20210141739A (ko) 2021-11-23

Family

ID=73892042

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020217035272A KR20210141739A (ko) 2019-06-28 2020-04-30 크로스 클록 도메인의 멀티 디지트 데이터 처리 방법 및 장치

Country Status (4)

Country Link
JP (1) JP7360472B2 (zh)
KR (1) KR20210141739A (zh)
CN (1) CN112148655B (zh)
WO (1) WO2020259080A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112953475B (zh) * 2021-02-04 2022-08-02 中国电子科技集团公司第五十八研究所 一种多位数据跨时钟域同步电路

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6519301B1 (en) * 1999-09-28 2003-02-11 Anthony S. Rowell Circuits, systems, and methods for passing request information across differing clock domains
US7250797B1 (en) * 2001-03-30 2007-07-31 Agere Systems Inc. Event edge synchronization system and method of operation thereof
US6900665B2 (en) * 2003-06-10 2005-05-31 James Ma Transfer of digital data across asynchronous clock domains
US20060198479A1 (en) 2005-03-01 2006-09-07 Hung-Yuan Hsu Data synchronizer system
US8363766B2 (en) 2008-06-06 2013-01-29 Freescale Semiconductor, Inc. Device and method of synchronizing signals
US20120033772A1 (en) 2010-08-08 2012-02-09 Freescale Semiconductor, Inc Synchroniser circuit and method
CN103576738A (zh) * 2012-08-01 2014-02-12 中兴通讯股份有限公司 一种异步信号跨时钟域处理方法及装置
CN102929808B (zh) * 2012-11-02 2015-09-16 长沙景嘉微电子股份有限公司 一种高可靠性的跨时钟域数据传输电路
CN105610532B (zh) * 2014-11-11 2019-05-24 中兴通讯股份有限公司 信号的传输处理方法及装置、设备
US9722767B2 (en) * 2015-06-25 2017-08-01 Microsoft Technology Licensing, Llc Clock domain bridge static timing analysis
CN106897238B (zh) * 2015-12-18 2020-05-26 浙江大华技术股份有限公司 一种数据处理装置及方法
CN105808476B (zh) * 2016-04-12 2019-01-04 珠海格力电器股份有限公司 跨时钟域数据的传输方法及装置
CN107577623A (zh) * 2017-07-19 2018-01-12 成都华微电子科技有限公司 跨时钟域异步fifo及数据处理方法
CN109408427B (zh) * 2017-08-18 2021-01-22 龙芯中科技术股份有限公司 一种跨时钟域数据处理方法及系统

Also Published As

Publication number Publication date
CN112148655B (zh) 2023-11-17
JP7360472B2 (ja) 2023-10-12
JP2022539485A (ja) 2022-09-12
WO2020259080A1 (zh) 2020-12-30
CN112148655A (zh) 2020-12-29

Similar Documents

Publication Publication Date Title
US11061432B2 (en) Data handoff between two clock domains sharing a fundamental beat
EP2334003B1 (en) Asymmetrical i/o devices and system
US8760204B2 (en) Variation-tolerant periodic synchronizer
CN100465934C (zh) 一种在异步时钟域传输数据的装置及其方法
US7461287B2 (en) Elastic interface de-skew mechanism
US20090086874A1 (en) Apparatus and method of elastic buffer control
US7107393B1 (en) Systems and method for transferring data asynchronously between clock domains
US8588357B2 (en) Phase selector capable of tolerating jitter and method thereof, and clock and data recovery circuit
KR20210141739A (ko) 크로스 클록 도메인의 멀티 디지트 데이터 처리 방법 및 장치
US7194057B2 (en) System and method of oversampling high speed clock/data recovery
JP4917901B2 (ja) 受信装置
US8631265B2 (en) Synchronization circuit that facilitates multiple parallel reads and writes
CN113630296A (zh) 一种lvds传输延迟窗口自动测试方法及系统
KR20190135275A (ko) 타이밍 조절이 가능한 고속 멀티 레벨 신호 수신기를 포함하는 반도체 장치 및 상기 수신기를 포함하는 반도체 테스트 장치
US9325542B2 (en) Power-scalable skew compensation in source-synchronous parallel interfaces
US10476630B2 (en) Digital bus noise suppression
US8711018B2 (en) Providing a feedback loop in a low latency serial interconnect architecture
US7447971B2 (en) Data recovery systems and methods
US7428283B2 (en) Data recovery algorithm using data position detection and serial data receiver adopting the same
CN1540528A (zh) 时钟及数据恢复电路
CN118300596A (zh) 一种源同步接口电路及数据传输方法
JP5126981B2 (ja) データ伝達方法およびシステム
CN116227399A (zh) 异步信号传输电路及方法、芯片、电子设备
WO2012087197A1 (en) Method and arrangements for transmitting data
KR20170101749A (ko) 클럭 위상 정렬을 위한 방법 및 장치

Legal Events

Date Code Title Description
E902 Notification of reason for refusal