KR20170137735A - 펄스 기반 멀티-와이어 링크를 위한 클록 및 데이터 복원 - Google Patents

펄스 기반 멀티-와이어 링크를 위한 클록 및 데이터 복원 Download PDF

Info

Publication number
KR20170137735A
KR20170137735A KR1020177028260A KR20177028260A KR20170137735A KR 20170137735 A KR20170137735 A KR 20170137735A KR 1020177028260 A KR1020177028260 A KR 1020177028260A KR 20177028260 A KR20177028260 A KR 20177028260A KR 20170137735 A KR20170137735 A KR 20170137735A
Authority
KR
South Korea
Prior art keywords
pulse
connectors
received
signal
pulses
Prior art date
Application number
KR1020177028260A
Other languages
English (en)
Korean (ko)
Inventor
쇼이치로 센고쿠
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20170137735A publication Critical patent/KR20170137735A/ko

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0045—Correction by a latch cascade
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/153—Arrangements in which a pulse is delivered at the instant when a predetermined characteristic of an input signal is present or at a fixed time interval after this instant
    • H03K5/1534—Transition or edge detectors
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0037—Delay of clock signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0087—Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Theoretical Computer Science (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)
  • Information Transfer Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
KR1020177028260A 2015-04-13 2016-03-30 펄스 기반 멀티-와이어 링크를 위한 클록 및 데이터 복원 KR20170137735A (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562146801P 2015-04-13 2015-04-13
US62/146,801 2015-04-13
US15/084,171 US9621332B2 (en) 2015-04-13 2016-03-29 Clock and data recovery for pulse based multi-wire link
US15/084,171 2016-03-29
PCT/US2016/025094 WO2016167973A1 (en) 2015-04-13 2016-03-30 Clock and data recovery for pulse based multi-wire link

Publications (1)

Publication Number Publication Date
KR20170137735A true KR20170137735A (ko) 2017-12-13

Family

ID=57111958

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020177028260A KR20170137735A (ko) 2015-04-13 2016-03-30 펄스 기반 멀티-와이어 링크를 위한 클록 및 데이터 복원

Country Status (6)

Country Link
US (3) US9621332B2 (zh)
EP (1) EP3284229B1 (zh)
JP (1) JP6808641B2 (zh)
KR (1) KR20170137735A (zh)
CN (2) CN107534548B (zh)
WO (1) WO2016167973A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9621332B2 (en) 2015-04-13 2017-04-11 Qualcomm Incorporated Clock and data recovery for pulse based multi-wire link
KR20170005330A (ko) * 2015-07-03 2017-01-12 에스케이하이닉스 주식회사 클럭 생성 회로 및 방법, 이를 이용한 반도체 장치 및 전자 시스템
TW201830940A (zh) * 2017-02-08 2018-08-16 陳淑玲 三線式傳輸的穿戴裝置
US10219073B1 (en) * 2017-11-20 2019-02-26 Ford Global Technologies, Llc Vehicle audio system
US10790997B2 (en) 2019-01-23 2020-09-29 Cisco Technology, Inc. Transmission of pulse power and data in a communications network
US11061456B2 (en) * 2019-01-23 2021-07-13 Cisco Technology, Inc. Transmission of pulse power and data over a wire pair
US11251706B2 (en) * 2019-05-15 2022-02-15 Texas Instruments Incorporated Multiphase switched mode power supply clocking circuits and related methods
KR20210088808A (ko) 2020-01-06 2021-07-15 삼성전자주식회사 전자 장치 및 전자 장치의 동작 방법

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3401235A (en) * 1964-12-29 1968-09-10 Bell Telephone Labor Inc Time division communication system
US4661310A (en) * 1983-10-27 1987-04-28 Westinghouse Electric Corp Pulsed multichannel protection system with saturable core magnetic logic units
US6577232B1 (en) * 1998-11-02 2003-06-10 Pittway Corporation Monopolar, synchronized communication system
WO2002049314A2 (en) * 2000-12-15 2002-06-20 Qualcomm Incorporated Generating and implementing a communication protocol and interface for high data rate signal transfer
US6835772B2 (en) 2001-01-29 2004-12-28 Ohashi Chemical Industries Ltd. Low-temperature curing, favorable feel coating composition
WO2003023587A2 (en) * 2001-09-06 2003-03-20 Qualcomm, Incorporated Generating and implementing a communication protocol and interface for high data rate signal transfer
US7126378B2 (en) * 2003-12-17 2006-10-24 Rambus, Inc. High speed signaling system with adaptive transmit pre-emphasis
US8068485B2 (en) * 2003-05-01 2011-11-29 Genesis Microchip Inc. Multimedia interface
ATE474308T1 (de) * 2003-10-22 2010-07-15 Nxp Bv Verfahren und einrichtung zum senden von daten über mehrere übertragungsleitungen
US7308058B2 (en) 2003-10-27 2007-12-11 Rambus Inc. Transparent multi-mode PAM interface
SG126752A1 (en) * 2004-03-05 2006-11-29 Infineon Technologies Ag Protocols for transmission of data, in particular over telephone lines
US8811456B2 (en) * 2006-04-19 2014-08-19 Qualcomm Incorporated Apparatus and method of low latency multi-hop communication
EP2360844B1 (en) * 2006-04-26 2014-07-23 Qualcomm Incorporated Wireless Device Communication with Multiple Peripherals
EP1976140A1 (en) * 2007-03-26 2008-10-01 Nokia Siemens Networks Gmbh & Co. Kg Method and device for reducing transmission power of packet oriented data and communication system comprising such device
WO2008151251A1 (en) 2007-06-05 2008-12-11 Rambus, Inc. Techniques for multi-wire encoding with an embedded clock
US7890788B2 (en) 2007-07-09 2011-02-15 John Yin Clock data recovery and synchronization in interconnected devices
US8291207B2 (en) * 2009-05-18 2012-10-16 Stmicroelectronics, Inc. Frequency and symbol locking using signal generated clock frequency and symbol identification
US9401828B2 (en) * 2010-05-20 2016-07-26 Kandou Labs, S.A. Methods and systems for low-power and pin-efficient communications with superposition signaling codes
US9424849B2 (en) * 2011-12-14 2016-08-23 Cirrus Logic, Inc. Data transfer
US8653868B2 (en) * 2012-06-28 2014-02-18 Intel Corporation Low power data recovery
US9337997B2 (en) 2013-03-07 2016-05-10 Qualcomm Incorporated Transcoding method for multi-wire signaling that embeds clock information in transition of signal state
US9374216B2 (en) 2013-03-20 2016-06-21 Qualcomm Incorporated Multi-wire open-drain link with data symbol transition based clocking
US9178690B2 (en) 2013-10-03 2015-11-03 Qualcomm Incorporated N factorial dual data rate clock and data recovery
US9118457B2 (en) 2013-03-15 2015-08-25 Qualcomm Incorporated Multi-wire single-ended push-pull link with data symbol transition based clocking
US9054941B2 (en) 2013-07-18 2015-06-09 Rf Micro Devices, Inc. Clock and data recovery using dual manchester encoded data streams
US9130735B2 (en) 2013-07-22 2015-09-08 Qualcomm Incorporated Multi-phase clock generation method
US9137008B2 (en) 2013-07-23 2015-09-15 Qualcomm Incorporated Three phase clock recovery delay calibration
US9276731B2 (en) * 2013-08-08 2016-03-01 Qualcomm Incorporated N-phase signal transition alignment
EP4236217A3 (en) * 2014-02-02 2023-09-13 Kandou Labs SA Method and apparatus for low power chip-to-chip communications with constrained isi ratio
US20150220472A1 (en) 2014-02-05 2015-08-06 Qualcomm Incorporated Increasing throughput on multi-wire and multi-lane interfaces
KR101615813B1 (ko) * 2014-05-30 2016-05-13 엘지디스플레이 주식회사 시분할 구동방식의 터치 센싱 장치
US9112550B1 (en) * 2014-06-25 2015-08-18 Kandou Labs, SA Multilevel driver for high speed chip-to-chip communications
US9621332B2 (en) 2015-04-13 2017-04-11 Qualcomm Incorporated Clock and data recovery for pulse based multi-wire link
US10313068B1 (en) * 2018-04-24 2019-06-04 Qualcomm Incorporated Signal monitoring and measurement for a multi-wire, multi-phase interface

Also Published As

Publication number Publication date
JP6808641B2 (ja) 2021-01-06
US20160301519A1 (en) 2016-10-13
EP3284229A1 (en) 2018-02-21
CN107534548A (zh) 2018-01-02
CN107534548B (zh) 2020-07-31
US20190149314A1 (en) 2019-05-16
US9621332B2 (en) 2017-04-11
EP3284229B1 (en) 2021-06-30
CN111371542A (zh) 2020-07-03
WO2016167973A1 (en) 2016-10-20
US10484164B2 (en) 2019-11-19
US20170201370A1 (en) 2017-07-13
JP2018516490A (ja) 2018-06-21
US10218492B2 (en) 2019-02-26
CN111371542B (zh) 2022-11-18

Similar Documents

Publication Publication Date Title
US10484164B2 (en) Clock and data recovery for pulse based multi-wire link
KR101874765B1 (ko) 데이터 심볼 트랜지션 기반 클록킹에 의한 멀티-와이어 싱글 엔드 푸시-풀 링크
EP3053315B1 (en) Method to enhance mipi d-phy link rate with minimal phy changes and no protocol changes
KR101661089B1 (ko) N 계승 듀얼 데이터 레이트 클록 및 데이터 복구
US20150220472A1 (en) Increasing throughput on multi-wire and multi-lane interfaces
JP6517243B2 (ja) リンクレイヤ／物理レイヤ（ｐｈｙ）シリアルインターフェース
WO2018017232A1 (en) Signaling camera configuration changes using metadata defined for a camera command set
KR20180048950A (ko) 다상 클록 데이터 복원 회로 캘리브레이션
KR20180074682A (ko) N-위상 고속 버스 턴어라운드
WO2015127282A1 (en) Coexistence of legacy and next generation devices over a shared multi-mode bus
KR101688377B1 (ko) 다중 와이어 데이터 신호들에 대한 클록 복원 회로
US20190266122A1 (en) Multilane heterogenuous serial bus
US20160124896A1 (en) Simultaneous edge toggling immunity circuit for multi-mode bus
US9490964B2 (en) Symbol transition clocking clock and data recovery to suppress excess clock caused by symbol glitch during stable symbol period
KR102520096B1 (ko) 인코딩된 멀티-레인 n-팩토리얼 및 다른 멀티-와이어 통신 시스템들
KR20160100363A (ko) 오직 수신기 클록에 의한 ＣＣＩｅ 수신기 로직 레지스터 기입