KR20140064017A - Charge pump circuit and internal voltage generation circuit including the same - Google Patents
Charge pump circuit and internal voltage generation circuit including the sameInfo
- Publication number
- KR20140064017A KR20140064017A KR1020120130865A KR20120130865A KR20140064017A KR 20140064017 A KR20140064017 A KR 20140064017A KR 1020120130865 A KR1020120130865 A KR 1020120130865A KR 20120130865 A KR20120130865 A KR 20120130865A KR 20140064017 A KR20140064017 A KR 20140064017A
- Authority
- KR
- South Korea
- Prior art keywords
- node
- control signal
- capacitor
- response
- voltage
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/462—Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
- G05F1/465—Internal voltage generators for integrated circuits, e.g. step down generators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
- H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
The present invention relates to a semiconductor device, and more particularly, to a charge pump circuit of a semiconductor memory device and an internal voltage generating circuit including the same.
The semiconductor memory device generates internal power supplies having various levels of voltage with an external power supply, and the internal power supply is used for internal operation of the semiconductor memory device according to its purpose.
There are two main ways of generating internal power by external power. One of them is a method of generating an internal power by down-converting an external power supply to a low potential and the other is a method of pumping an external power supply using a charge pump so as to be higher than the potential of the external power supply, And generates an internal power supply lower than the ground potential.
Generally, the internal power generated by down-converting is to reduce power consumption, and the internal power generated by charge pump is for special purposes
Among the internal power generated by the charge pump, the most commonly used are the high voltage VPP and the back bias voltage VBB.
The high voltage VPP is generated so as to have a potential higher than the power supply voltage VCC, which is an external voltage, so that there is no loss of cell data in the gate (or the word line) of the cell transistor in order to access the cell.
The back bias voltage VBB is used to make a potential lower than the ground voltage VSS, which is an external voltage, in the bulk of the cell transistor in order to prevent loss of data stored in the cell.
The charge pump according to the related art increases the voltage level of the internal power source by integrating the power source voltage VCC. Therefore, the charge pump according to the related art has a problem of outputting internal power beyond the voltage necessary for internal operation of the semiconductor memory device and increasing power consumption of the semiconductor memory device.
A problem to be solved by the present invention is to provide a charge pump circuit that generates a stable internal voltage by using a power supply voltage.
Another object of the present invention is to provide an internal voltage generating circuit for generating an internal voltage required for a semiconductor device using a power supply voltage.
A charge pump circuit according to an embodiment of the present invention includes a first switch group connected in accordance with a first pumping control signal; A second switch group connected in accordance with a second pumping control signal; A first current path for charging the first capacitor and the second capacitor connected in series when the first switch group is conductive and the second switch group is disconnected; And when the second switch group is turned on and the first switch group is cut off, the first and second capacitors are connected in parallel and the power supply voltage is added to the charged voltage of the first and second capacitors to output the voltage as an internal voltage And a second current path.
According to another aspect of the present invention, there is provided an internal voltage generation circuit comprising: a sensing unit for generating a sensing signal by comparing a reference voltage and an internal voltage; An oscillator for generating a periodic signal in response to the sensing signal; And a pump unit for serially connecting a first capacitor and a second capacitor in a charging interval in response to the oscillator signal or outputting the pumped internal voltage by connecting the first and second capacitors in parallel in an output interval.
According to the present invention, the voltage level of the boosted internal voltage is low to reduce the current consumption of the semiconductor device, and the power efficiency of the semiconductor device can be improved by generating an internal voltage having various voltage levels.
1 is a block diagram of an internal voltage generating circuit including a charge pump circuit according to an embodiment of the present invention;
FIG. 2 is a circuit diagram of the oscillator of FIG. 1;
Fig. 3 is a circuit diagram of the pump control unit of Fig. 1,
4 is a specific circuit diagram of a charge pump circuit according to an embodiment of the present invention,
5A to 5B are circuit diagrams showing the operation of the charge pump circuit of FIG.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings, in order to facilitate a person skilled in the art to easily carry out the technical idea of the present invention.
1 is a block diagram of an internal
The internal
The
The
The
The
2 is a circuit diagram of the
The
The
The
3 is a circuit diagram of the
The
The first pump
The second pump
The first pump control signal P1 output from the
4 is a specific circuit diagram of the
The
The plurality of switches SW1 to SW7 are turned on or off by the first and second pump control signals P1 and P2 which are opposite in phase to each other.
The first switch SW1 turns on or off the input node IN and the first node N1 in response to the first pump control signal P1. The second switch SW2 turns on or off the second node N2 and the third node N3 in response to the first pump control signal P1. The third switch SW3 turns on or off the fourth node N4 and the ground voltage VSS in response to the first pump control signal P1. The fourth switch SW4 turns on or off the input node IN and the second node N2 in response to the second pump control signal P2. The fifth switch SW5 connects or disconnects the input node IN and the fourth node N4. The sixth switch SW6 conducts or interrupts the first node N1 and the output node OUT. The seventh switch SW7 conducts or interrupts the third node N3 and the output node OUT. The first capacitor C1 is connected between the first node N1 and the second node N2 and the second capacitor C2 is connected between the third node N3 and the fourth node N4.
The
5A to 5B are circuit diagrams showing the operation of the
The operation of the
5A, when the first pump control signal P1 is enabled to logic high and the second pump control signal P2 is disabled to logic low, the first to third switches SW1 to SW3 are turned on, The fourth to seventh switches SW4 to SW7 are cut off.
A state in which the first pump control signal P1 input to the
When the first switch group SW1 to SW3 are turned on and the second switch group SW4 to SW7 are turned off, the
That is, when the first switch groups SW1 to SW3 are turned on and the second switch groups SW4 to SW7 are shut off, the input node IN and the first node N1, the second node N2, The third node N3, the fourth node N4, and the ground voltage VSS are connected to each other to form the first current path PT1
At this time, the first capacitor C1 and the second capacitor C2 are connected in series. The first capacitor C1 and the second capacitor C2 connected in series are connected and charged between the power supply voltage VCC and the ground voltage VSS. The voltage difference between the first node N1 and the fourth node N4 becomes the power supply voltage VCC level.
As described above, the first capacitor C1 and the second capacitor C2 are the same capacitor. Therefore, each of the first and second capacitors C1 and C2 is charged to the voltage level of 1/2 * the supply voltage VCC.
5B, when the first pump control signal P1 is logically disabled and the second pump control signal P2 is enabled to logic high, the first to third switches SW1 to SW3 are shut off, The fourth to seventh switches SW4 to SW7 are turned on.
A state in which the first pump control signal P1 input to the
When the first switch groups SW1 to SW3 are shut off and the second switch group SW4 to SW7 are turned on, the
When the first switch group SW1 to SW3 is shut off and the second switch group SW4 to SW7 are turned on, the input node IN and the second node N2, the input node IN and the fourth node N4, The first node N1 and the output node OUT and the third node N3 and the output node OUT are connected to form a second current path PT2
The first capacitor C1 and the second capacitor C2 are connected in parallel between the power supply voltage VCC and the output node OUT. The voltages already charged in the first capacitor C1 and the second capacitor C2 and the voltage level of the power source voltage VCC are added and transferred to the output node OUT. At this time, the voltage levels of the charged capacitors C1 and C2 are 1/2 power supply voltage (VCC). Therefore, the voltage level of the output node OUT becomes the power supply voltage VCC + 1/2 * the power supply voltage VCC. That is, the voltage level of the internal voltage VINT output from the output node OUT becomes 1.5 * the power supply voltage VCC.
It will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims and their equivalents. Only. The scope of the present invention is defined by the appended claims rather than the detailed description and all changes or modifications derived from the meaning and scope of the claims and their equivalents are to be construed as being included within the scope of the present invention do.
1: internal voltage generating circuit 10:
20: oscillator 30: pump section
31: pump control unit 32: charge pump circuit
Claims (20)
A second switch group connected in accordance with a second pumping control signal;
A first current path for charging the first capacitor and the second capacitor connected in series when the first switch group is conductive and the second switch group is disconnected; And
Wherein when the second switch group is turned on and the first switch group is cut off, the first and second capacitors are connected in parallel and the power supply voltage is added to the charged voltage of the first and second capacitors, A charge pump circuit comprising two current paths.
Wherein the first capacitor and the second capacitor are capacitors having the same capacitance.
Wherein the first pumping control signal and the second pumping control signal have the same period and are opposite in phase.
Wherein the first current path receives the power supply voltage to an input node,
A first switch for selectively connecting the input node and the first node in response to the first pumping control signal;
A second switch for selectively connecting a second node and a third node in response to the first pumping control signal;
A third switch for selectively connecting between a fourth node and a ground voltage in response to the first pumping control signal;
The first capacitor coupled between the first node and the second node; And
And the second capacitor coupled between the third node and the fourth node.
The first current path
Wherein when the first pump control signal is enabled, both ends of the first capacitor and the second capacitor connected in series are charged to the power supply voltage level.
Wherein the second current path is supplied with the power supply voltage to the input node,
A fourth switch for selectively connecting the input node and the second node in response to the second pumping control signal;
A fifth switch for selectively connecting the input node and the fourth node in response to the second pumping control signal;
A sixth switch for selectively connecting the first node and the output node in response to the second pumping control signal;
A seventh switch for selectively connecting the third node and the output node in response to the second pumping control signal; And
The first capacitor coupled between the first node and the second node; And
And the second capacitor coupled between the third node and the fourth node.
The second current path
Wherein when the second pump control signal is enabled, the first capacitor and the second capacitor are connected in parallel, and the power supply voltage is supplied to one end of the first capacitor and the internal voltage is output to the output node.
The internal voltage
Wherein the power supply voltage is 1.5 times the power supply voltage.
An oscillator for generating a periodic signal in response to the sensing signal; And
And a pump unit for serially connecting a first capacitor and a second capacitor in a charging interval in response to the oscillator signal or for connecting the first and second capacitors in parallel in an output interval to output the pumped internal voltage, Circuit.
Wherein the first capacitor and the second capacitor are capacitors having the same capacitance.
The sensing unit
And enables the sense signal if the voltage level of the internal voltage is lower than the reference voltage, and disables the sense signal if the voltage level of the internal voltage is higher than the reference voltage.
The oscillator
And generates a periodic signal by operating when the sense signal is enabled.
The pump unit
A pump controller for generating first and second pump control signals in response to the periodic signal; And
Wherein the first and second capacitors are serially connected in the charge section in response to the first and second pump control signals, and the first and second capacitors are connected in parallel in the output section, Voltage generating circuit including a charge pump circuit for outputting an output voltage.
The pump control unit
And outputs the first pump control signal having the same cycle and phase as the periodic signal and the second pump control signal having the same cycle and the opposite phase to the first pump control signal.
The charge pump circuit
A first switch group which is turned on or off in response to the first pump control signal;
A second switch group which is turned on or off in response to the second pump control signal;
A first current path for charging the first capacitor and the second capacitor connected in series with the power supply voltage when the first switch group is conductive and the second switch group is blocked; And
Wherein when the second switch group is turned on and the first switch group is cut off, the first and second capacitors are connected in parallel and the power supply voltage is added to the charged voltage of the first and second capacitors, Internal voltage generating circuit comprising two current paths.
Wherein the first current path is supplied with the power supply voltage to an input node,
A first switch for selectively connecting the input node and the first node in response to the first pumping control signal;
A second switch for selectively connecting a second node and a third node in response to the first pumping control signal;
A third switch for selectively connecting between a fourth node and a ground voltage in response to the first pumping control signal;
The first capacitor coupled between the first node and the second node; And
And the second capacitor connected between the third node and the fourth node.
The first current path
Wherein when the first pump control signal is enabled, both ends of the first capacitor and the second capacitor connected in series are charged to the power supply voltage level.
Wherein the second current path is supplied with the power supply voltage to the input node,
A fourth switch for selectively connecting the input node and the second node in response to the second pumping control signal;
A fifth switch for selectively connecting the input node and the fourth node in response to the second pumping control signal;
A sixth switch for selectively connecting the first node and the output node in response to the second pumping control signal;
A seventh switch for selectively connecting the third node and the output node in response to the second pumping control signal; And
The first capacitor coupled between the first node and the second node; And
And the second capacitor connected between the third node and the fourth node.
The second current path
Wherein when the second pump control signal is enabled, the first capacitor and the second capacitor charged are connected in parallel and the power supply voltage is supplied to one end to output the internal voltage to the output node. .
The internal voltage
Wherein the power supply voltage is 1.5 times the power supply voltage.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020120130865A KR20140064017A (en) | 2012-11-19 | 2012-11-19 | Charge pump circuit and internal voltage generation circuit including the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020120130865A KR20140064017A (en) | 2012-11-19 | 2012-11-19 | Charge pump circuit and internal voltage generation circuit including the same |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20140064017A true KR20140064017A (en) | 2014-05-28 |
Family
ID=50891541
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020120130865A KR20140064017A (en) | 2012-11-19 | 2012-11-19 | Charge pump circuit and internal voltage generation circuit including the same |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20140064017A (en) |
-
2012
- 2012-11-19 KR KR1020120130865A patent/KR20140064017A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100842744B1 (en) | Clock Control Circuit and Voltage Pumping Device thereof | |
US6724242B2 (en) | Pump circuits and methods for integrated circuits including first and second oscillators and first and second pumps | |
US7439792B2 (en) | High voltage generation circuit and semiconductor device having the same | |
JP2012099177A (en) | Voltage generation circuit | |
US20110234284A1 (en) | Semiconductor boost circuit and method of controlling the same | |
US8519779B2 (en) | Semiconductor apparatus voltage supply circuit | |
US7623394B2 (en) | High voltage generating device of semiconductor device | |
US20140035662A1 (en) | Semiconductor memory device and method for operating the same | |
KR20120068228A (en) | Semiconductor device and operating method for the same | |
US9378802B2 (en) | Oscillator and memory device including the same | |
US7710795B2 (en) | Semiconductor memory device | |
US20140232452A1 (en) | Internal voltage generation circuit | |
KR100803364B1 (en) | Circuit for generating vpp of semiconductor memory apparatus | |
US10126765B2 (en) | Semiconductor device having internal voltage generating circuit | |
US8736352B2 (en) | Internal voltage generation circuit | |
KR20140064017A (en) | Charge pump circuit and internal voltage generation circuit including the same | |
KR100813549B1 (en) | Internal volgage generating circuit | |
US6836178B2 (en) | Boosting circuit | |
KR20100088920A (en) | Internal voltage generating circuit of semiconductor device | |
US7576590B2 (en) | Swing width control circuit and high voltage pumping circuit using the same | |
KR100592772B1 (en) | High voltage generating circuit | |
KR100877623B1 (en) | High voltage generation circuit and method for reducing peak current and power noise | |
US9019781B2 (en) | Internal voltage generation circuit | |
KR100845798B1 (en) | Voltage generating circuit and semiconductor memory apparatus using the same | |
KR101040001B1 (en) | Voltage supply circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |