KR20120062695A - 인터리브된 파이프라인형 이진 검색 ａ/ｄ 변환기 - Google Patents

인터리브된 파이프라인형 이진 검색 ａ/ｄ 변환기 Download PDF

Info

Publication number
KR20120062695A
KR20120062695A KR1020127002931A KR20127002931A KR20120062695A KR 20120062695 A KR20120062695 A KR 20120062695A KR 1020127002931 A KR1020127002931 A KR 1020127002931A KR 20127002931 A KR20127002931 A KR 20127002931A KR 20120062695 A KR20120062695 A KR 20120062695A
Authority
KR
South Korea
Prior art keywords
hierarchical
analog
digital converter
input signal
threshold
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020127002931A
Other languages
English (en)
Korean (ko)
Inventor
밥 베르브루겐
Original Assignee
브리제 유니버시타이트 브루셀
아이엠이씨
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 브리제 유니버시타이트 브루셀, 아이엠이씨 filed Critical 브리제 유니버시타이트 브루셀
Publication of KR20120062695A publication Critical patent/KR20120062695A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10—Calibration or testing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/002—Provisions or arrangements for saving power, e.g. by allowing a sleep mode, using lower supply voltage for downstream stages, using multiple clock domains or by selectively turning on stages when needed
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10—Calibration or testing
    • H03M1/1009—Calibration
    • H03M1/1014—Calibration at one point of the transfer characteristic, i.e. by adjusting a single reference value, e.g. bias or gain error
    • H03M1/1023—Offset correction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H03M1/16—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/44—Sequential comparisons in series-connected stages with change in value of analogue signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/1205—Multiplexed conversion systems
    • H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
    • H03M1/1215—Interleaved, i.e. using multiple converters or converter parts for one channel using time-division multiplexing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/1235—Non-linear conversion not otherwise provided for in subgroups of H03M1/12
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H03M1/16—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps
    • H03M1/164—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps the steps being performed sequentially in series-connected stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
    • H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/44—Sequential comparisons in series-connected stages with change in value of analogue signal
    • H03M1/445—Sequential comparisons in series-connected stages with change in value of analogue signal the stages being of the folding type

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
KR1020127002931A 2009-07-10 2010-07-08 인터리브된 파이프라인형 이진 검색 ａ/ｄ 변환기 Withdrawn KR20120062695A (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US22451909P 2009-07-10 2009-07-10
US61/224,519 2009-07-10
EP10151660A EP2280486A1 (en) 2009-07-10 2010-01-26 Interleaved pipelined binary search A/D converter
EP10151660.7 2010-01-26

Publications (1)

Publication Number Publication Date
KR20120062695A true KR20120062695A (ko) 2012-06-14

Family

ID=42269365

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020127002931A Withdrawn KR20120062695A (ko) 2009-07-10 2010-07-08 인터리브된 파이프라인형 이진 검색 ａ/ｄ 변환기

Country Status (6)

Country Link
US (1) US8618973B2 (enExample)
EP (2) EP2280486A1 (enExample)
JP (1) JP5558566B2 (enExample)
KR (1) KR20120062695A (enExample)
CN (1) CN102474262B (enExample)
WO (1) WO2011003978A2 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5652259B2 (ja) * 2011-03-01 2015-01-14 富士通セミコンダクター株式会社 アナログデジタル変換器
US8487803B1 (en) * 2012-01-23 2013-07-16 Freescale Semiconductor, Inc. Pipelined analog-to-digital converter having reduced power consumption
EP2629428A1 (en) * 2012-02-16 2013-08-21 Imec A/D Converter and Method for Calibrating the Same
RU2507681C2 (ru) * 2012-11-21 2014-02-20 Гарри Романович Аванесян Способ и устройство для выявления нелинейных искажений, вносимых аналого-цифровым преобразователем
US8872691B1 (en) 2013-05-03 2014-10-28 Keysight Technologies, Inc. Metastability detection and correction in analog to digital converter
US9600999B2 (en) 2014-05-21 2017-03-21 Universal City Studios Llc Amusement park element tracking system
CN104702285B (zh) 2014-12-26 2018-10-12 华为技术有限公司 一种模数转换器及模数转换方法
US9628302B2 (en) * 2015-05-21 2017-04-18 International Business Machines Corporation Decision feedback equalizer
US9819314B1 (en) * 2017-01-31 2017-11-14 Board Of Regents, The University Of Texas System Method and circuit for PVT stabilization of dynamic amplifiers
CN108647406B (zh) * 2018-04-24 2024-08-23 北京新岸线移动多媒体技术有限公司 一种流水线模数转换器中各级电路的设计方法
US10720934B1 (en) * 2019-02-28 2020-07-21 Nxp Usa, Inc. MDAC based time-interleaved analog-to-digital converters and related methods
CN111865315B (zh) * 2020-07-13 2022-07-26 同济大学 一种适用于流水线flash ADC的比较器电路
CN112422130B (zh) * 2020-11-26 2022-07-01 重庆邮电大学 一种基于全动态结构的低功耗Binary-Search ADC系统
US11387842B1 (en) * 2021-03-10 2022-07-12 Robert Bosch Gmbh System AMD method for a self-calibrating pipelined dynamic preamplifier for high speed comparators in a time-interpolating flash ADC
CN115694494A (zh) * 2021-07-23 2023-02-03 三星电子株式会社 模数转换器及其操作方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5579006A (en) * 1993-12-28 1996-11-26 Nec Corporation A/D converter
US6169502B1 (en) * 1998-05-08 2001-01-02 Cirrus Logic, Inc. Pipelined analog-to-digital converter (ADC) systems, methods, and computer program products
US6781531B2 (en) * 2002-01-15 2004-08-24 Raytheon Company Statistically based cascaded analog-to-digital converter calibration technique
EP1627266A1 (en) * 2003-05-27 2006-02-22 Georgia Tech Research Corporation Floating-gate reference circuit
DE60302468T2 (de) 2003-09-23 2006-06-08 Alcatel Pipeline Analog-Digital-Wandler
DE60331694D1 (de) * 2003-10-21 2010-04-22 Fujitsu Microelectronics Ltd D/a-umsetzungsschaltung und a/d-umsetzungsschaltung
US7106230B2 (en) * 2004-06-17 2006-09-12 Kenet, Inc. Analog to digital converter calibration via synchronous demodulation
US7012559B1 (en) * 2004-09-24 2006-03-14 Broadcom Corporation Hierarchical parallel pipelined operation of analog and digital circuits
US7656340B2 (en) * 2008-06-06 2010-02-02 Lsi Corporation Systems and methods for pipelined analog to digital conversion

Also Published As

Publication number Publication date
US8618973B2 (en) 2013-12-31
EP2452437B1 (en) 2014-03-05
WO2011003978A2 (en) 2011-01-13
CN102474262A (zh) 2012-05-23
JP2012533200A (ja) 2012-12-20
EP2452437A2 (en) 2012-05-16
JP5558566B2 (ja) 2014-07-23
WO2011003978A3 (en) 2011-08-11
US20120133535A1 (en) 2012-05-31
EP2280486A1 (en) 2011-02-02
CN102474262B (zh) 2015-06-03

Similar Documents

Publication Publication Date Title
KR20120062695A (ko) 인터리브된 파이프라인형 이진 검색 ａ/ｄ 변환기
US8957794B2 (en) A/D converter and method for calibrating the same
Verbruggen et al. A 2.6 mW 6 bit 2.2 GS/s fully dynamic pipeline ADC in 40 nm digital CMOS
US10061272B2 (en) Pipelined SAR ADC using comparator as a voltage-to-time converter with multi-bit second stage
US10587281B2 (en) Radio frequency flash ADC circuits
Harpe Successive approximation analog-to-digital converters: Improving power efficiency and conversion speed
US7652600B2 (en) A/D converter comprising a voltage comparator device
US9654126B2 (en) Systems and methods for providing a pipelined analog-to-digital converter
CN104604139B (zh) 用于校准流水线模数转换器中阶段的方法和装置
KR102123270B1 (ko) 디지털 후면 교정을 가지는 시간 인터리브 파이프라인 아날로그 디지털 변환 장치 및 그 방법
US8242946B2 (en) Pipelined analog-to-digital converter
Pelgrom Nyquist analog-to-digital conversion
Minh et al. A design of 10-bit 25-MS/s SAR ADC using separated clock frequencies with high speed comparator in 180nm CMOS
Zhang et al. A low-power pipelined-SAR ADC using boosted bucket-brigade device for residue charge processing
US7948410B2 (en) Multibit recyclic pipelined ADC architecture
Fu High-Speed Successive Approximation Register (SAR) ADC Design with Multiple Concurrent Comparators
Harpe et al. Analog calibration of mismatches in an open-loop track-and-hold circuit for time-interleaved ADCs
CN111147077B (zh) 用于模拟数字转换器残余放大器的增益校准装置及方法
Zhou et al. Background Calibration for Bit Weights in Pipelined SAR ADCs Using Split ADC Architecture
Zhang et al. A novel background bandwidth calibration technique in a SHA-less dual-channel 14-bit 125MS/s pipeline ADC
Wang et al. 22 μm-pitch 9-bit Column-Parallel Overlapping-Subrange SAR (CPOSSAR) ADC
Kazeminia et al. A 10-bit 50MS/s pipeline ADC based on kickback-rejected comparators improved for small-amplitude inputs
Harpe et al. Analog calibration of an open-loop track-and-hold circuit
NANDINI Reconfigurable low power robust pipeline ADC for Biomedical applications
Li The multi-step dynamic reference analog-to-digital converter

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

PC1203 Withdrawal of no request for examination

St.27 status event code: N-1-6-B10-B12-nap-PC1203

WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid