KR20080001208A - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor device Download PDFInfo
- Publication number
- KR20080001208A KR20080001208A KR1020060059381A KR20060059381A KR20080001208A KR 20080001208 A KR20080001208 A KR 20080001208A KR 1020060059381 A KR1020060059381 A KR 1020060059381A KR 20060059381 A KR20060059381 A KR 20060059381A KR 20080001208 A KR20080001208 A KR 20080001208A
- Authority
- KR
- South Korea
- Prior art keywords
- contact hole
- ion implantation
- semiconductor device
- etching
- forming
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 24
- 238000000034 method Methods 0.000 title claims abstract description 22
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 238000005468 ion implantation Methods 0.000 claims abstract description 19
- 238000005530 etching Methods 0.000 claims abstract description 18
- 239000010410 layer Substances 0.000 claims abstract description 18
- 239000011229 interlayer Substances 0.000 claims abstract description 11
- 239000000758 substrate Substances 0.000 claims abstract description 11
- 230000004888 barrier function Effects 0.000 claims abstract description 8
- 239000010936 titanium Substances 0.000 claims description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 2
- 229910052787 antimony Inorganic materials 0.000 claims description 2
- 229910052785 arsenic Inorganic materials 0.000 claims description 2
- 229910052799 carbon Inorganic materials 0.000 claims description 2
- 239000010941 cobalt Substances 0.000 claims description 2
- 229910017052 cobalt Inorganic materials 0.000 claims description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 2
- 229910052732 germanium Inorganic materials 0.000 claims description 2
- 229910052738 indium Inorganic materials 0.000 claims description 2
- 229910052757 nitrogen Inorganic materials 0.000 claims description 2
- 229910052698 phosphorus Inorganic materials 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- 238000005452 bending Methods 0.000 abstract 2
- 230000007423 decrease Effects 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 229910015890 BF2 Inorganic materials 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/482—Bit lines
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- High Energy & Nuclear Physics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
도 1a 내지 도 1d는 종래 기술에 따른 반도체 소자의 제조 방법을 도시한 단면도.1A to 1D are cross-sectional views illustrating a method of manufacturing a semiconductor device according to the prior art.
도 2a 내지 도 2f는 본 발명에 따른 반도체 소자의 제조 방법을 도시한 단면도.2A to 2F are cross-sectional views illustrating a method of manufacturing a semiconductor device in accordance with the present invention.
본 발명은 반도체 소자의 제조 방법에 관한 것으로, 콘택홀 하부의 에지부 양측에 고농도의 이온 주입 영역을 형성하여 도핑 농도에 따른 식각 속도 차이를 이용한 식각 공정으로 하부에 굴곡부를 구비한 콘택홀을 형성함으로써, 콘택 면적을 확보하여 콘택 저항을 감소시키는 기술을 개시한다. The present invention relates to a method for manufacturing a semiconductor device, by forming a high concentration of ion implantation regions on both sides of the edge portion of the lower contact hole to form a contact hole having a bent portion at the bottom by an etching process using an etching rate difference according to the doping concentration. As a result, a technique of securing a contact area to reduce contact resistance is disclosed.
최근 반도체 소자의 크기가 작아짐에 따라 비트라인 콘택홀의 크기도 작아지게 되며, 이는 콘택 저항의 증가를 유발시킨다. Recently, as the size of a semiconductor device decreases, the size of a bit line contact hole also decreases, which causes an increase in contact resistance.
비트라인과 활성영역과의 콘택 저항은 배리어막을 형성하는 물질 또는 콘택홀의 크기에 따라 변하게 되는데, 트랜지스터에 흐르는 전류의 양을 충분히 확보하기 위해서는 콘택 저항이 낮아야 한다.The contact resistance between the bit line and the active region varies depending on the material of the barrier layer or the size of the contact hole. In order to sufficiently secure the amount of current flowing through the transistor, the contact resistance must be low.
이와 같이 콘택 저항을 낮추기 위해서는 저항이 작은 물질로 배리어막을 형성하거나 콘택 면적을 증가시키는 방법이 있는데, 콘택 면적을 증가시키는 방법은 디자인 룰에 따라 한계가 있다. In order to reduce the contact resistance as described above, there is a method of forming a barrier layer or increasing the contact area with a material having a small resistance, but the method of increasing the contact area has limitations according to design rules.
도 1a 내지 도 1d는 종래 기술에 따른 반도체 소자의 제조 방법을 도시한 것이다. 1A to 1D illustrate a method of manufacturing a semiconductor device according to the prior art.
도 1a를 참조하면, 게이트 전극(57)이 구비된 반도체 기판 상부에 제 1 층간 절연막(60) 및 제 2 층간 절연막(65)를 형성한다. Referring to FIG. 1A, a first
도 1b를 참조하면, 제 1 및 제 2 층간 절연막(60, 65)를 식각하여 비트라인 콘택홀(70)을 형성한다. Referring to FIG. 1B, bit
여기서, 비트라인 콘택홀(70)의 선폭은 정해진 스펙에 따라 결정되므로 그 선폭을 임의로 증가시켜 콘택 면적을 확장시킬 수 없다.Since the line width of the bit
도 1c를 참조하면, 비트라인 콘택홀(70)을 포함하는 전체 표면 상부에 일정두께의 배리어막(75)을 형성한다. Referring to FIG. 1C, a
이때, 배리어막(75)은 Ti 및 TiN의 적층구조로 형성하는 것이 바람직하다. At this time, the
도 1d를 참조하면, 비트라인 콘택홀(70)을 매립하는 비트라인(80)을 형성한다. Referring to FIG. 1D, the
여기서, 비트라인(80)은 텅스텐을 증착하여 형성한다. Here, the
상술한 종래 기술에 따른 반도체 소자의 제조 방법에서, 반도체 소자의 크기가 감소함에 따라 비트라인 콘택의 크기도 작아지게 되며, 이는 콘택 저항이 증가되는 문제점이 있다. In the above-described method for manufacturing a semiconductor device according to the related art, as the size of the semiconductor device decreases, the size of the bit line contact also decreases, which increases the contact resistance.
상기 문제점을 해결하기 위하여, 콘택홀 하부의 에지부 양측에 고농도의 이온 주입 영역을 형성하여 도핑 농도에 따른 식각 속도 차이를 이용한 식각 공정으로 하부에 굴곡부를 구비한 콘택홀을 형성함으로써, 콘택 면적을 확보하여 콘택 저항을 감소시키는 반도체 소자의 제조 방법을 제공하는 것을 목적으로 한다. In order to solve the above problems, by forming a high concentration of ion implantation regions on both sides of the lower edge of the contact hole to form a contact hole having a bent portion at the bottom by an etching process using an etching rate difference according to the doping concentration, It is an object of the present invention to provide a method for manufacturing a semiconductor device which secures and reduces contact resistance.
본 발명에 따른 반도체 소자의 제조 방법은 Method for manufacturing a semiconductor device according to the present invention
게이트 패턴이 구비된 반도체 기판 상부에 층간 절연막을 형성하고, 상기 층간 절연막을 식각하여 제 1 콘택홀을 형성하는 단계; 상기 제 1 콘택홀 하부의 에지부 양측에 이온 주입 영역을 형성하는 단계; 상기 제 1 콘택홀 하부를 더 식각하여 굴곡부가 구비된 제 2 콘택홀을 형성하는 단계; 상기 제 2 콘택홀을 포함한 전체 표면 상부에 배리어막을 형성한 후 상기 제 2 콘택홀을 매립하는 비트라인을 형성하는 단계를 포함하는 것을 특징으로 한다. Forming an interlayer insulating layer on the semiconductor substrate including the gate pattern, and etching the interlayer insulating layer to form a first contact hole; Forming ion implantation regions on both sides of an edge portion of the lower portion of the first contact hole; Further etching the lower portion of the first contact hole to form a second contact hole having a bent portion; And forming a bit line on the entire surface including the second contact hole, and then forming a bit line to fill the second contact hole.
이하에서는 본 발명의 실시예를 첨부한 도면을 참조하여 상세히 설명하기로 한다.Hereinafter, with reference to the accompanying drawings an embodiment of the present invention will be described in detail.
도 2a 내지 도 2f는 본 발명에 따른 반도체 소자의 제조 방법을 도시한 단면도이다.2A to 2F are cross-sectional views illustrating a method of manufacturing a semiconductor device according to the present invention.
도 2a를 참조하면, 활성영역을 정의하는 소자분리막(105)이 구비된 반도체 기판(100) 상부에 폴리실리콘층(110), 게이트 금속층(115) 및 게이트 하드마스크층(120)의 적층구조를 형성하고, 상기 적층구조를 식각하여 게이트 패턴을 형성한 후 상기 게이트 패턴 측벽에 스페이서(125)를 형성한다. Referring to FIG. 2A, a stacked structure of a
다음에, 전체 표면 상부에 층간 절연막(130)을 형성한다. Next, an
도 2b를 참조하면, 층간 절연막(130)을 식각하여 비트라인 제 1 콘택홀(140a)를 형성한다. Referring to FIG. 2B, the
도 2c를 참조하면, 소정 각도를 가지는 경사 이온 주입 공정을 수행하여 제 1 콘택홀(140a) 하부 에지부 양측에 고농도 저에너지 이온 주입 영역(150)을 형성한다. Referring to FIG. 2C, a high concentration low energy
이때, 제 1 콘택홀(140a) 하부의 에지부 양측에 B, BF2, P,As, In, C, N, Sb, Ge 또는 이들의 조합 중 선택된 어느 하나를 사용한 이온 주입 공정으로 기판 내부에 도핑 농도를 변화시킨다.At this time, the doping inside the substrate by an ion implantation process using any one selected from B, BF2, P, As, In, C, N, Sb, Ge, or a combination thereof on both sides of the edge portion of the lower portion of the
도 2d를 참조하면, 식각 또는 클리닝 공정을 수행하여 이온 주입 영역(150)을 제거하여 제 1 콘택홀(140a)보다 하부 면적이 확장된 제 2 콘택홀(140b)를 형성한다. Referring to FIG. 2D, the
여기서, 고농도인 이온 주입 영역(150)과 저농도의 반도체 기판(100)의 농도 차이로 인해 식각 속도가 다르게 되므로 이온 주입 영역(150)에 따라 3차원 굴곡부가 형성되며, 이는 콘택홀 선폭의 변화없이 하부의 면적을 확장시킬 수 있다. Here, since the etching rate is different due to the difference in concentration between the high concentration of the
이때, 고농도의 이온 주입 영역(150)이 저농도의 반도체 기판(100)에 비해 더 많이 식각되며, 고농도 영역은 기판 표면으로부터 100 내지 200Å의 깊이로 식각된다. At this time, the high concentration of the
도 2e를 참조하면, 제 2 콘택홀(140b)을 포함한 전체 표면 상부에 일정 두께 의 배리어막(155)을 형성한다. Referring to FIG. 2E, a
여기서, 배리어막(155)은 티타늄(Ti), 티나늄질화막(TiN), 코발트(Co) 또는 이들의 적층구조 중 선택된 어느 하나로 형성하는 것이 바람직하다. The
도 2f를 참조하면, 제 2 콘택홀(140b)를 매립하는 비트라인(160)을 형성한다. Referring to FIG. 2F, a
여기서, 비트라인(160)은 텅스텐층으로 형성하는 것이 바람직하다. The
본 발명에 따른 반도체 소자의 제조 방법은 콘택홀 하부의 에지부 양측에 고농도의 이온 주입 영역을 형성하여 도핑 농도에 따른 식각 속도 차이를 이용한 식각 공정으로 하부에 굴곡부를 구비한 콘택홀을 형성함으로써, 콘택 면적을 확보하여 콘택 저항을 감소시키는 효과가 있다. In the method of manufacturing a semiconductor device according to the present invention, a high concentration of ion implantation regions are formed on both sides of an edge portion of a lower portion of a contact hole, thereby forming a contact hole having a bent portion in the lower portion by an etching process using an etching rate difference according to a doping concentration. There is an effect of reducing the contact resistance by securing a contact area.
아울러 본 발명의 바람직한 실시예는 예시의 목적을 위한 것으로, 당업자라면 첨부된 특허청구범위의 기술적 사상과 범위를 통해 다양한 수정, 변경, 대체 및 부가가 가능할 것이며, 이러한 수정 변경 등은 이하의 특허청구범위에 속하는 것으로 보아야 할 것이다.In addition, a preferred embodiment of the present invention is for the purpose of illustration, those skilled in the art will be able to various modifications, changes, substitutions and additions through the spirit and scope of the appended claims, such modifications and changes are the following claims It should be seen as belonging to a range.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060059381A KR20080001208A (en) | 2006-06-29 | 2006-06-29 | Method for manufacturing semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060059381A KR20080001208A (en) | 2006-06-29 | 2006-06-29 | Method for manufacturing semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20080001208A true KR20080001208A (en) | 2008-01-03 |
Family
ID=39213256
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020060059381A KR20080001208A (en) | 2006-06-29 | 2006-06-29 | Method for manufacturing semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20080001208A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101019247B1 (en) * | 2008-12-29 | 2011-03-04 | 주식회사 판금사 승진기업 | Control box |
-
2006
- 2006-06-29 KR KR1020060059381A patent/KR20080001208A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101019247B1 (en) * | 2008-12-29 | 2011-03-04 | 주식회사 판금사 승진기업 | Control box |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7935598B2 (en) | Vertical channel transistor and method of fabricating the same | |
KR100968426B1 (en) | Vertical channel transistor in semiconductor device and method for forming the same | |
US9570391B2 (en) | Semiconductor device and method for manufacturing the same | |
US8067799B2 (en) | Semiconductor device having recess channel structure and method for manufacturing the same | |
CN109427669A (en) | The method for reducing contact change in depth in semiconductors manufacture | |
KR100920045B1 (en) | Semiconductor device and method of manufacturing the same | |
US7902552B2 (en) | Semiconductor device having a recess channel structure and method for manufacturing the same | |
CN204189796U (en) | A kind of three-dimensional semiconductor memory device | |
KR101094378B1 (en) | Vertical channel transistor and method for fabricating the same | |
KR20080001208A (en) | Method for manufacturing semiconductor device | |
KR100818654B1 (en) | Semiconductor device with bulb type recess gate and method for manufacturing the same | |
KR100905173B1 (en) | Method for manufacturing semiconductor device | |
KR20070002649A (en) | Method for manufacturing semiconductor device | |
KR100732297B1 (en) | Method for Forming Landing Plug Contact Hole of Semiconductor Device | |
KR100602092B1 (en) | Semiconductor device and method of manufacturing the same | |
KR20090103508A (en) | Semiconductor device | |
KR20070046399A (en) | Method for fabricating semiconductor device | |
KR100733211B1 (en) | Method for manufacturing semiconductor device | |
KR100531460B1 (en) | Method for manufacturing semiconductor devcie | |
KR100876833B1 (en) | Semiconductor device and method for manufacturing the same | |
KR101046714B1 (en) | Semiconductor device manufacturing method | |
KR20100071408A (en) | The semiconductor device and method for fabricating the same | |
KR20060131135A (en) | Method for forming semiconductor device | |
KR20100059189A (en) | A semiconductor device and method for manufacturing the same | |
KR20060062417A (en) | Method for forming bitline of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |