KR20030006436A - Driving Method of Plasma Display Panel - Google Patents

Driving Method of Plasma Display Panel Download PDF

Info

Publication number
KR20030006436A
KR20030006436A KR1020010042163A KR20010042163A KR20030006436A KR 20030006436 A KR20030006436 A KR 20030006436A KR 1020010042163 A KR1020010042163 A KR 1020010042163A KR 20010042163 A KR20010042163 A KR 20010042163A KR 20030006436 A KR20030006436 A KR 20030006436A
Authority
KR
South Korea
Prior art keywords
sustain
discharge
electrode
period
data
Prior art date
Application number
KR1020010042163A
Other languages
Korean (ko)
Other versions
KR100404846B1 (en
Inventor
명대진
Original Assignee
엘지전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지전자 주식회사 filed Critical 엘지전자 주식회사
Priority to KR10-2001-0042163A priority Critical patent/KR100404846B1/en
Publication of KR20030006436A publication Critical patent/KR20030006436A/en
Application granted granted Critical
Publication of KR100404846B1 publication Critical patent/KR100404846B1/en

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0228Increasing the driving margin in plasma displays
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/298Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of Gas Discharge Display Tubes (AREA)

Abstract

PURPOSE: A method for driving a plasma display panel(PDP) is provided to prevent a mis-discharge at an off-cell by partially floating the potential of the data electrode during the sustain period and by keeping the level of sustain pulse as a ground level if the condition is equal to the address discharge condition. CONSTITUTION: A method for driving a plasma display panel(PDP) includes the steps of: implementing a sustain discharge by alternatively applying a sustain discharge pulse(SUSP) to a scan electrode(32Y) and a sustain electrode(32Z); floating a data electrode(30X) during the sustain discharge period; and maintaining the data electrode(30X) to be a ground level(GND) when the level of the sustain discharge pulse(SUSP) applied to the scan electrode(32Y) and the sustain electrode(32Z) is equal to the level during the addressing discharge.

Description

플라즈마 디스플레이 패널의 구동방법{Driving Method of Plasma Display Panel}Driving method of plasma display panel {Driving Method of Plasma Display Panel}

본 발명은 플라즈마 디스플레이 패널에 관한 것으로, 특히 데이터전극을 선택적으로 플로팅시켜 구동효율 및 패널 수명을 개선시키면서 오방전 조건을 제거하도록 한 플라즈마 디스플레이 패널의 구동방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plasma display panel, and more particularly, to a method of driving a plasma display panel that selectively floats data electrodes to remove erroneous discharge conditions while improving driving efficiency and panel life.

플라즈마 디스플레이 패널(Plasma Display Panel : 이하 "PDP"라 함)은 가스방전에 의해 발생되는 진공 자외선이 형광체를 여기시킬 때 형광체로부터 가시광선이 발생되는 것을 이용한 표시장치이다. PDP는 지금까지 표시수단의 주종을 이루어왔던 음극선관(Cathode Ray Tube : CRT)에 비해 두께가 얇고 가벼우며, 고선명 대형화면의 구현이 가능하다는 점등의 장점이 있다. PDP는 매트릭스 형태로 배열된 다수의 방전셀들로 구성되며, 하나의 방전셀은 화면의 한 화소를 이루게 된다.Plasma Display Panel (hereinafter referred to as "PDP") is a display device using visible light generated from a phosphor when vacuum ultraviolet rays generated by gas discharge excite the phosphor. PDP is thinner and lighter than Cathode Ray Tube (CRT), which has been the mainstay of display means, and has the advantage of being able to realize high definition large screen. PDP is composed of a plurality of discharge cells arranged in a matrix form, one discharge cell constitutes a pixel of the screen.

도 1은 종래의 3전극 교류 면방전형 PDP의 방전셀 구조를 도시한 사시도이다.1 is a perspective view showing a discharge cell structure of a conventional three-electrode AC surface discharge type PDP.

도 1을 참조하면, 종래의 3전극 교류 면방전형 PDP의 방전셀은 상부기판(10) 상에 형성되어진 주사전극(12Y) 및 유지전극(12Z)과, 하부기판(18) 상에 형성되어진 데이터전극(20X)을 구비한다.Referring to FIG. 1, a discharge cell of a conventional three-electrode AC surface discharge type PDP includes scan electrodes 12Y and sustain electrodes 12Z formed on an upper substrate 10, and data formed on a lower substrate 18. An electrode 20X is provided.

주사전극(12Y)과 유지전극(12Z)이 나란하게 형성된 상부기판(10)에는 상부 유전체층(14)과 보호막(16)이 적층된다. 상부 유전체층(14)에는 플라즈마 방전시 발생된 벽전하가 축적된다. 보호막(16)은 플라즈마 방전시 발생된 스퍼터링에 의한 상부 유전체층(14)의 손상을 방지함과 아울러 2차 전자의 방전 효율을 높이게 된다. 보호막(16)으로는 통상 산화마그네슘(MgO)이 이용된다. 데이터전극(20X)이형성된 하부기판(18) 상에는 하부 유전체층(22), 격벽(24)이 형성되며, 하부 유전체층(22)과 격벽(24) 표면에는 형광체층(26)이 도포된다. 데이터전극(20X)은 주사전극(12Y) 및 유지전극(12Z)과 교차되는 방향으로 형성된다. 격벽(24)은 데이터전극(20X)과 나란하게 형성되어 방전에 의해 생성된 자외선 및 가시광이 인접한 방전셀에 누설되는 것을 방지한다. 형광체층(26)은 플라즈마 방전시 발생된 자외선에 의해 여기되어 적색, 녹색 또는 청색 중 어느 하나의 가시광선을 발생하게 된다. 상부기판(10)/하부기판(18)과 격벽(24) 사이에 마련된 방전공간에는 가스방전을 위한 불활성 가스가 주입된다.The upper dielectric layer 14 and the passivation layer 16 are stacked on the upper substrate 10 having the scan electrode 12Y and the sustain electrode 12Z side by side. In the upper dielectric layer 14, wall charges generated during plasma discharge are accumulated. The protective layer 16 prevents damage to the upper dielectric layer 14 due to sputtering generated during plasma discharge and increases discharge efficiency of secondary electrons. As the protective film 16, magnesium oxide (MgO) is usually used. The lower dielectric layer 22 and the partition wall 24 are formed on the lower substrate 18 on which the data electrode 20X is formed, and the phosphor layer 26 is coated on the lower dielectric layer 22 and the partition wall 24. The data electrode 20X is formed in the direction crossing the scan electrode 12Y and the sustain electrode 12Z. The partition wall 24 is formed in parallel with the data electrode 20X to prevent ultraviolet rays and visible light generated by the discharge from leaking to the adjacent discharge cells. The phosphor layer 26 is excited by ultraviolet rays generated during plasma discharge to generate visible light of any one of red, green, and blue. Inert gas for gas discharge is injected into the discharge space provided between the upper substrate 10 / lower substrate 18 and the partition wall 24.

이러한 구조의 PDP 셀은 데이터전극(20X)과 주사전극(12Y) 사이의 대향방전에 의해 선택된 후 주사전극(12Y) 및 유지전극(12Z) 사이의 면방전에 의해 방전을 유지하게 된다. PDP 셀에서는 유지방전시 발생되는 자외선에 의해 형광체(26)가 발광함으로써 가시광이 셀 외부로 방출되어 화상을 표시하게 된다. 이 경우, PDP는 비디오데이터에 따라 셀의 방전서스테인기간, 즉 유지방전 횟수를 조절하여 영상 표시에 필요한 계조(Gray Scale)를 구현하게 된다.The PDP cell of this structure is selected by the counter discharge between the data electrode 20X and the scan electrode 12Y, and then sustains the discharge by the surface discharge between the scan electrode 12Y and the sustain electrode 12Z. In the PDP cell, the fluorescent material 26 emits light by ultraviolet rays generated during the sustain discharge, so that visible light is emitted outside the cell to display an image. In this case, the PDP adjusts the discharge sustain period of the cell, that is, the number of sustain discharges, according to the video data, thereby implementing gray scale for displaying an image.

이러한, PDP는 화상의 계조(Gray Level)를 표현하기 위하여 한 프레임을 방전횟수가 다른 여러 서브필드로 나누어 구동하는 ADS(Address and Display Period Separated)방식으로 구동된다.The PDP is driven by an ADS (Address and Display Period Separated) method in which one frame is driven by dividing a frame into several subfields having different discharge times in order to express gray levels of an image.

각 서브필드는 다시 방전을 균일하게 일으키기 위한 리셋기간, 방전셀을 선택하기 위한 어드레스기간 및 방전횟수에 따라 계조를 표현하는 서스테인기간으로 나뉘어진다. 예를 들어, 256 계조로 화상을 표시하고자 하는 경우에 1/60 초에 해당하는 프레임 기간(16.67㎳)은 8개의 서브필드들로 나누어지게 된다. 아울러, 8개의 서브필드들 각각은 어드레스기간과 서스테인기간으로 다시 나누어지게 된다. 여기서, 각 서브필드의 리셋기간 및 어드레스 기간은 각 서브필드마다 동일한 반면에 서스테인기간은 각 서브필드에서 2n(n=0,1,2,3,4,5,6,7)의 비율로 증가된다. 이와 같이 각 서브필드에서 서스테인기간이 달라지게 되므로 화상의 계조를 표현할 수 있게 된다.Each subfield is further divided into a reset period for generating discharge uniformly, an address period for selecting a discharge cell, and a sustain period for expressing gray scale according to the number of discharges. For example, when the image is to be displayed with 256 gray levels, the frame period (16.67 ms) corresponding to 1/60 second is divided into eight subfields. Each of the eight subfields is further divided into an address period and a sustain period. Here, the reset period and the address period of each subfield are the same for each subfield, while the sustain period is 2 n (n = 0,1,2,3,4,5,6,7) in each subfield. Is increased. In this way, since the sustain period is different in each subfield, the gray level of the image can be expressed.

도 2를 참조하면, 리셋기간은 셋업기간(Set-up) 및 셋다운(Set-down)기간으로 구분된다. 셋업기간에는 주사전극(12Y)에 상승 램프파형(ramp1)이 공급되고, 셋다운 기간에서는 하강 램프파형(ramp2)이 공급된다.Referring to FIG. 2, the reset period is divided into a set-up period and a set-down period. In the setup period, the rising ramp waveform ramp1 is supplied to the scan electrode 12Y, and in the set-down period, the ramp ramp ramp2 is supplied.

셋업기간에서는 상승 램프파형(ramp1)에 의해 미약한 리셋방전이 발생하여 셀(Cell) 내에 벽전하가 축적된다.In the setup period, a weak reset discharge occurs due to the rising ramp waveform ramp1, and wall charges are accumulated in the cell.

셋다운 기간에서는 하강 램프파형(ramp2)에 의해 셀 내의 벽전하를 적당량 소거시켜 벽전하가 오방전을 일으키지 않으면서 다음의 어드레스방전에 도움을 줄 정도로 감소하게 된다. 아울러, 벽전하 감소를 위하여, 셋다운 기간에서는 유지전극(12Z)에 정극성(+)의 직류전압(Vs)이 공급된다. 정극성(+)의 직류전압(Vs)이 공급되는 유지전극(12Z)에 대하여 하강 램프파형(ramp2)이 공급되는 주사전극(12Y)이 상대적인 부극성(-)이 됨으로써, 즉 극성이 반전됨으로써 셋업기간에 생성된 벽전하들이 감소하게 된다.In the set-down period, the wall ramp in the cell is appropriately erased by the falling ramp waveform ramp2 so that the wall charge is reduced to assist the next address discharge without causing an erroneous discharge. In addition, in order to reduce the wall charge, a positive DC voltage Vs is supplied to the sustain electrode 12Z in the set down period. When the scanning electrode 12Y supplied with the falling ramp waveform ramp2 becomes relative to the sustain electrode 12Z supplied with the positive DC voltage Vs, the negative polarity becomes negative, that is, the polarity is reversed. The wall charges generated during the setup period are reduced.

어드레스기간에서는 주사전극(12Y)에 가해지는 주사전압(Vscan)과 데이터전극(20X)에 가해지는 데이터전압(data)에 의해 어드레스방전이 일어나게 된다. 이 어드레스방전으로 형성된 벽전하는 다른 방전셀들이 어드레스기간동안 유지된다.In the address period, the address discharge is caused by the scan voltage Vscan applied to the scan electrode 12Y and the data voltage data applied to the data electrode 20X. The wall charge formed by this address discharge is maintained for other discharge cells during the address period.

서스테인기간에는 시작부에서 트리거링펄스(TP)를 주사전극(12Y)에 공급하여 어드레스기간에서 충분히 벽전하가 형성된 방전셀들에서 유지방전이 개시된다. 이어서, 주사전극(12Y)과 유지전극(12Z)에 교번적으로 서스테인펄스(SUSP)를 공급하여 서스테인기간동안 유지방전을 유지하여 원하는 계조가 표시되게 한다.In the sustain period, the sustaining discharge is started in the discharge cells in which the triggering pulse TP is supplied to the scan electrode 12Y at the beginning to sufficiently wall charge in the address period. Subsequently, the sustain pulse SUSP is alternately supplied to the scan electrode 12Y and the sustain electrode 12Z to maintain the sustain discharge during the sustain period so that the desired gray scale is displayed.

소거기간에서는 유지전극(12Z)에 소거펄스(EP)를 공급하여 유지되던 방전이 중지되게 한다.In the erase period, the erase pulse EP is supplied to the sustain electrode 12Z to stop the discharge that was held.

이와 같이, 종래의 PDP 구동방법에서 유지 기간동안 데이터전극(20X)은 그라운드 전위 상태를 유지하고 있다. 주사전극(12Y) 및 유지전극(12Z)의 사이에는 약 200V 정도의 고전압의 펄스가 교번적으로 인가되기 때문에 격벽(24)의 높이 100㎛ 정도의 간격으로 형성된 데이터전극(20X) 상에 소정의 벽전하가 쌓이게 된다. 이 때, 셀 안에서는 유지 전압의 절반의 벽전압이 데이터전극(20X) 상에 쌓이게 된다. 이는 주사전극(12Y) 및 유지전극(12Z)이 유지 전압과 그라운드 전위의 전압이 교대로 인가되기 때문이다. 결국, 서스테인기간 동안 데이터전극(20X)에 벽전압이 형성되는 이유는 데이터전극(20X) 자체에 그라운드 전위를 인가하기 때문이다.As described above, in the conventional PDP driving method, the data electrode 20X maintains the ground potential state during the sustain period. Since a high voltage pulse of about 200 V is alternately applied between the scan electrode 12Y and the sustain electrode 12Z, a predetermined amount is formed on the data electrode 20X formed at intervals of about 100 μm in height of the partition wall 24. Wall charges accumulate. At this time, half the wall voltage of the sustain voltage is accumulated on the data electrode 20X in the cell. This is because the scan electrodes 12Y and the sustain electrodes 12Z are alternately applied with the voltages of the sustain voltage and the ground potential. As a result, the reason why the wall voltage is formed on the data electrode 20X during the sustain period is because a ground potential is applied to the data electrode 20X itself.

이렇게, 데이터전극(20X) 상에 벽전하가 형성되는 경우 유지방전이 충분히 일어나지 않게 되어 방전효율이 떨어지는 문제점이 있다.Thus, when wall charges are formed on the data electrode 20X, sustain discharge does not occur sufficiently, resulting in a problem of low discharge efficiency.

이를 해결하기 위하여, 도 3과 같이 유지 기간동안 데이터전극(20X)을 플로팅 시켜 PDP의 구동 효율을 높일 수 있는 구동방법이 제안되어졌다.데이터전극(20X)에 그라운드 전위를 유지시켜 벽전하가 쌓이게 하는 것보다 데이터 전극(20X)을 플로팅 시켜서 벽전압을 쌓이지 않게 하면 유지 방전이 보다 효율적으로 발생하게 된다.In order to solve this problem, a driving method for increasing the driving efficiency of the PDP by floating the data electrode 20X during the sustaining period has been proposed as shown in FIG. 3. The wall charge is accumulated by maintaining the ground potential at the data electrode 20X. If the data electrode 20X is floated to prevent the wall voltage from being accumulated, the sustain discharge is generated more efficiently.

그러나, 유지 기간동안 데이터전극(20X)이 플로팅상태에 있기 때문에 교번적인 서스테인펄스(SUSP)에 의해 유기된 동위상의 유기펄스(SUSX)가 데이터전극(20X)에 발생하게 되어 오방전이 발생하게 된다. 이를 상세히 설명하면, 유지 기간동안 주사전극(12Y)과 유지전극(12Z) 간의 방전조건(B)이 어드레스에서의 방전조건(A)과 동일하게 되는 경우 오프 방전셀(Off Cell)에서 온(ON) 방전이 발생하게 된다. 즉 유지 기간에서 어드레싱하는 주사전극(12Y)이 그라운드상태(GND)에 있고, 유지전극(12Z)이 유지방전펄스(SUSP)의 유지전압레벨 상태에서 데이터전극(20X)에 양의 유기펄스(SUSX)를 유기시키게 되어 오방전이 발생하게 된다.However, since the data electrode 20X is in the floating state during the sustain period, in-phase organic pulses SUXX induced by the alternating sustain pulses SSUS are generated at the data electrodes 20X, thereby causing an erroneous discharge. In detail, during the sustain period, when the discharge condition B between the scan electrode 12Y and the sustain electrode 12Z becomes the same as the discharge condition A at the address, the cell is turned on in the off discharge cell. ) Discharge occurs. That is, the positive electrode pulse SUSX is applied to the data electrode 20X while the scan electrode 12Y addressed in the sustain period is in the ground state GND, and the sustain electrode 12Z is in the sustain voltage level of the sustain discharge pulse SSUSP. ) To abandon the false discharge.

따라서, 본 발명의 목적은 데이터전극을 선택적으로 플로팅시켜 구동효율 및 패널 수명을 개선시키면서 오방전 조건을 제거하도록 한 플라즈마 디스플레이 패널의 구동방법을 제공하는데 있다.Accordingly, it is an object of the present invention to provide a method of driving a plasma display panel that selectively floats data electrodes to remove erroneous discharge conditions while improving driving efficiency and panel life.

도 1은 종래의 3전극 교류 면방전형 PDP의 방전셀 구조를 도시한 사시도.1 is a perspective view showing a discharge cell structure of a conventional three-electrode AC surface discharge type PDP.

도 2는 도 1에 도시된 PDP의 방전셀을 구동하기 위한 구동파형도.FIG. 2 is a drive waveform diagram for driving a discharge cell of the PDP shown in FIG.

도 3은 유지 기간에 오방전의 발생조건을 나타내는 파형도.3 is a waveform diagram showing a condition of occurrence of false discharge in a sustain period;

도 4는 본 발명에 따른 PDP의 방전셀을 구동하기 위한 구동파형도.4 is a driving waveform diagram for driving a discharge cell of a PDP according to the present invention;

〈도면의 주요 부분에 대한 부호의 설명〉<Explanation of symbols for main parts of drawing>

10 : 상부기판12Y, 32Y : 주사전극10: upper substrate 12Y, 32Y: scanning electrode

12Z, 32Z : 유지전극14 : 유전체층12Z, 32Z: sustain electrode 14: dielectric layer

16 : 보호막18 : 하부기판16: protective film 18: lower substrate

20X, 30X : 데이터전극24 : 격벽20X, 30X: Data electrode 24: Bulkhead

26 : 형광체층26: phosphor layer

상기 목적을 달성하기 위하여, 본 발명의 플라즈마 디스플레이 패널의 구동방법은 데이터전극이 주사전극 및 유지전극에 인가되는 유지펄스의 레벨이 어드레싱 방전시의 레벨과 동일한 조건일 경우에 그라운드 레벨을 유지하는 것을 특징으로 한다.In order to achieve the above object, the driving method of the plasma display panel of the present invention is to maintain the ground level when the level of the sustain pulse applied to the scan electrode and the sustain electrode is the same as that at the addressing discharge. It features.

상기 목적들 외에 본 발명의 다른 목적 및 특징들은 첨부한 도면들을 참조한 실시예에 대한 설명을 통하여 명백하게 드러나게 될 것이다.Other objects and features of the present invention in addition to the above objects will become apparent from the description of the embodiments with reference to the accompanying drawings.

이하, 도 4를 참조하여 본 발명의 바람직한 실시예에 대하여 설명하기로 한다.Hereinafter, a preferred embodiment of the present invention will be described with reference to FIG. 4.

도 4를 참조하면, 본 발명의 플라즈마 디스플레이 패널의 구동방법에 따른 구동파형은 크게 4기간으로 패널의 초기 조건을 원하는 상태로 균일하게 해주기 위한 리셋기간과, 방전셀을 선택하기 위한 어드레스 기간과, 방전횟수에 따라 계조를 표현하는 서스테인기간 및 방전을 소거시키기 위한 소거기간으로 나뉘어진다.Referring to FIG. 4, the driving waveform according to the driving method of the plasma display panel of the present invention is largely divided into four periods: a reset period for uniformizing the initial condition of the panel to a desired state, an address period for selecting discharge cells, It is divided into a sustain period for expressing gradation and an erasing period for erasing discharge according to the number of discharges.

리셋기간은 셋업기간(Set-up) 및 셋다운(Set-down)기간으로 구분된다. 셋업기간에는 주사전극(32Y)에 상승 램프파형(ramp1)이 공급되고, 셋다운 기간에서는 하강 램프파형(ramp2)이 공급된다.The reset period is divided into a set-up period and a set-down period. In the set-up period, the rising ramp waveform ramp1 is supplied to the scan electrode 32Y, and in the set-down period, the falling ramp waveform ramp2 is supplied.

셋업기간에서는 상승 램프파형(ramp1)에 의해 미약한 리셋방전이 발생하여 셀(Cell) 내에 벽전하가 축적된다.In the setup period, a weak reset discharge occurs due to the rising ramp waveform ramp1, and wall charges are accumulated in the cell.

셋다운 기간에서는 하강 램프파형(ramp2)에 의해 셀 내의 벽전하를 적당량 소거시켜 벽전하가 오방전을 일으키지 않으면서 다음의 어드레스방전에 도움을 줄 정도로 감소하게 된다. 아울러, 벽전하 감소를 위하여, 셋다운 기간에서는 유지전극(32Z)에 정극성(+)의 직류전압(Vs)이 공급된다. 정극성(+)의 직류전압(Vs)이 공급되는 유지전극(32Z)에 대하여 하강 램프파형(ramp2)이 공급되는 주사전극(32Y)이상대적인 부극성(-)이 됨으로써, 즉 극성이 반전됨으로써 셋업기간에 생성된 벽전하들이 감소하게 된다.In the set-down period, the wall ramp in the cell is appropriately erased by the falling ramp waveform ramp2 so that the wall charge is reduced to assist the next address discharge without causing an erroneous discharge. In addition, in order to reduce wall charge, a positive DC voltage Vs is supplied to the sustain electrode 32Z during the setdown period. The negative polarity (-) becomes greater than that of the scan electrode 32Y to which the falling ramp waveform ramp2 is supplied to the sustain electrode 32Z to which the positive DC voltage Vs is supplied. This reduces the wall charges generated during setup.

어드레스기간에서는 주사전극(32Y)에 가해지는 주사전압(Vscan)과 데이터전극(30X)에 가해지는 데이터전압(data)에 의해 어드레스방전이 일어나게 된다. 이 어드레스방전으로 형성된 벽전하는 다른 방전셀들이 어드레스기간동안 유지된다.In the address period, the address discharge is caused by the scan voltage Vscan applied to the scan electrode 32Y and the data voltage data applied to the data electrode 30X. The wall charge formed by this address discharge is maintained for other discharge cells during the address period.

서스테인기간에는 시작부에서 트리거링펄스(TP)를 주사전극(32Y)에 공급하여 어드레스기간에서 충분히 벽전하가 형성된 방전셀들에서 유지방전이 개시된다. 이어서, 주사전극(32Y)과 유지전극(32Z)에 교번적으로 서스테인펄스(SUSP)를 공급하여 서스테인기간동안 유지방전을 유지하여 원하는 계조가 표시되게 한다.In the sustain period, the sustaining discharge is started in the discharge cells in which the triggering pulse TP is supplied to the scan electrode 32Y at the beginning to sufficiently wall charge in the address period. Subsequently, the sustain pulse SupP is alternately supplied to the scan electrode 32Y and the sustain electrode 32Z to maintain the sustain discharge during the sustain period so that the desired gray scale is displayed.

소거기간에서는 유지전극(32Z)에 소거펄스(EP)를 공급하여 유지되던 방전이 중지되게 한다.In the erase period, the erase pulse EP is supplied to the sustain electrode 32Z to stop the discharge that was held.

이와 같은 서스테인기간에서 데이터전극(30X)은 어드레싱하는 주사전극(32Y)이 서스테인방전 기간동안에 그라운드레벨(GND)에 있을 때에는 그라운드레벨(GND)을 유지하게 된다. 또한, 데이터전극(30X)은 어드레싱하는 주사전극(32Y)이 유지방전 기간동안에 유지방전펄스(SUSP)가 공급될 때에는 플로팅상태가 된다. 다시 말하여, 데이터전극(30X)은 주사전극(32Y) 및 유지전극(32Z)에 가해지는 유지 펄스의 레벨이 어드레싱 방전시 레벨과 동일해지는 조건에서는 그라운드 레벨을 유지하고, 그 이외의 기간에는 플로팅상태가 된다.In this sustain period, the data electrode 30X maintains the ground level GND when the addressing scan electrode 32Y is at the ground level GND during the sustain discharge period. In addition, the data electrode 30X is in a floating state when the sustaining discharge pulse SSUS is supplied to the scanning electrode 32Y addressing during the sustaining discharge period. In other words, the data electrode 30X maintains the ground level under the condition that the level of the sustain pulse applied to the scan electrode 32Y and the sustain electrode 32Z is the same as the level at the addressing discharge, and floats during other periods. It becomes a state.

이와 같이, 서스테인기간에서 어드레싱 방전 조건과 동일할 경우에 데이터전극(30X)을 그라운드 시킴으로써 오방전 조건을 제거하게 된다. 이를 상세히 하면,유지 기간에서 데이터전극(30X)은 도시하지 않은 스위칭소자의 온/오프 동작에 의해 선택적인 플로팅 상태가 된다. 즉 주사전극(32Y)에 서스테인펄스(SUSP)가 공급될 때에는 스위칭소자를 오프시켜 플로팅 상태를 유지시키고, 주사전극(32Y)이 그라운드레벨(GND)일 때에는 스위칭소자를 온시켜 그라운드 전압(GND)을 공급한다. 이에 따라, 유지 기간에서 데이터전극(30X)은 주사전극(32Y)의 서스테인펄스(SUSP)와 동위상을 갖도록 유지방전 펄스수의 절반동안, 즉 부분적으로 플로팅상태가 된다.As described above, when the addressing discharge condition is the same in the sustain period, the error discharge condition is eliminated by grounding the data electrode 30X. In detail, in the sustain period, the data electrode 30X is in a selective floating state by an on / off operation of a switching element (not shown). That is, when the sustain pulse SSUS is supplied to the scan electrode 32Y, the switching device is turned off to maintain the floating state. When the scan electrode 32Y is at the ground level GND, the switching device is turned on to ground voltage GND. To supply. Accordingly, in the sustain period, the data electrode 30X is in a floating state for half of the number of sustain discharge pulses, that is, partially so as to have an in phase with the sustain pulse SSUS of the scan electrode 32Y.

상술한 바와 같이, 본 발명에 따른 플라즈마 디스플레이 패널의 구동방법은 유지 기간동안 데이터전극의 전위를 부분적으로 플로팅시키고, 어드레스 방전 조건과 동일할 경우 그라운드 레벨로 유지시킴으로써 오프셀에서의 오방전을 방지하게 된다.As described above, the driving method of the plasma display panel according to the present invention prevents the miscellaneous discharge in the off-cell by partially floating the potential of the data electrode during the sustain period, and maintaining it at the ground level when the address discharge condition is the same. do.

이상 설명한 내용을 통해 당업자라면 본 발명의 기술사상을 일탈하지 아니하는 범위에서 다양한 변경 및 수정이 가능함을 알 수 있을 것이다. 따라서, 본 발명의 기술적 범위는 명세서의 상세한 설명에 기재된 내용으로 한정되는 것이 아니라 특허 청구의 범위에 의해 정하여 져야만 할 것이다.Those skilled in the art will appreciate that various changes and modifications can be made without departing from the technical spirit of the present invention. Therefore, the technical scope of the present invention should not be limited to the contents described in the detailed description of the specification but should be defined by the claims.

Claims (2)

주사전극 및 유지전극에 교번적으로 유지펄스를 인가하여 유지방전을 행하고 상기 유지방전 기간동안에 데이터전극을 플로팅하는 플라즈마 디스플레이 패널의 구동방법에 있어서,A driving method of a plasma display panel in which sustain discharge is applied by alternately applying a sustain pulse to a scan electrode and a sustain electrode, and a data electrode is floated during the sustain discharge period. 상기 데이터전극은 상기 주사전극 및 유지전극에 인가되는 상기 유지펄스의 레벨이 어드레싱 방전시의 레벨과 동일한 조건일 경우에 그라운드 레벨을 유지하는 것을 특징으로 하는 플라즈마 디스플레이 패널의 구동방법.And the data electrode maintains a ground level when the level of the sustain pulses applied to the scan electrode and sustain electrode is the same as that at the addressing discharge. 제 1 항에 있어서,The method of claim 1, 상기 데이터전극은 상기 주사전극에 상기 유지펄스가 공급될 때에는 플로팅상태를 유지하는 것을 특징으로 하는 플라즈마 디스플레이 패널의 구동방법.And the data electrode maintains a floating state when the sustain pulse is supplied to the scan electrode.
KR10-2001-0042163A 2001-07-12 2001-07-12 Driving Method of Plasma Display Panel KR100404846B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR10-2001-0042163A KR100404846B1 (en) 2001-07-12 2001-07-12 Driving Method of Plasma Display Panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR10-2001-0042163A KR100404846B1 (en) 2001-07-12 2001-07-12 Driving Method of Plasma Display Panel

Publications (2)

Publication Number Publication Date
KR20030006436A true KR20030006436A (en) 2003-01-23
KR100404846B1 KR100404846B1 (en) 2003-11-07

Family

ID=27714907

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2001-0042163A KR100404846B1 (en) 2001-07-12 2001-07-12 Driving Method of Plasma Display Panel

Country Status (1)

Country Link
KR (1) KR100404846B1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100490628B1 (en) * 2003-03-04 2005-05-17 삼성에스디아이 주식회사 Driving method for plasma display panel
EP1622118A2 (en) * 2004-07-27 2006-02-01 LG Electronics Inc. Plasma display apparatus and driving method thereof
KR100615254B1 (en) * 2004-09-25 2006-08-25 삼성에스디아이 주식회사 Method for driving plasma display panel brightness and luminous efficiency is improved
KR100673469B1 (en) * 2005-09-16 2007-01-24 엘지전자 주식회사 Plasma display apparasute
KR100726633B1 (en) * 2005-07-28 2007-06-12 엘지전자 주식회사 Plasma display apparatus and driving method thereof
CN100392708C (en) * 2004-04-16 2008-06-04 三星Sdi株式会社 Plasma display device and driving method of plasma display panel
US7570229B2 (en) 2004-04-16 2009-08-04 Samsung Sdi Co., Ltd. Plasma display panel and driving method thereof

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0876714A (en) * 1994-09-09 1996-03-22 Oki Electric Ind Co Ltd Driving method for direct current type plasma display panel
JP3503727B2 (en) * 1996-09-06 2004-03-08 パイオニア株式会社 Driving method of plasma display panel
KR100278783B1 (en) * 1998-06-13 2001-01-15 구자홍 Driving Method of Plasma Display Panel
KR20000003386A (en) * 1998-06-27 2000-01-15 구자홍 Method of driving a plasma display panel

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100490628B1 (en) * 2003-03-04 2005-05-17 삼성에스디아이 주식회사 Driving method for plasma display panel
CN100392708C (en) * 2004-04-16 2008-06-04 三星Sdi株式会社 Plasma display device and driving method of plasma display panel
CN100392709C (en) * 2004-04-16 2008-06-04 三星Sdi株式会社 Plasma display panel and driving method thereof
US7570229B2 (en) 2004-04-16 2009-08-04 Samsung Sdi Co., Ltd. Plasma display panel and driving method thereof
EP1622118A2 (en) * 2004-07-27 2006-02-01 LG Electronics Inc. Plasma display apparatus and driving method thereof
EP1622118A3 (en) * 2004-07-27 2007-01-10 LG Electronics Inc. Plasma display apparatus and driving method thereof
KR100615254B1 (en) * 2004-09-25 2006-08-25 삼성에스디아이 주식회사 Method for driving plasma display panel brightness and luminous efficiency is improved
KR100726633B1 (en) * 2005-07-28 2007-06-12 엘지전자 주식회사 Plasma display apparatus and driving method thereof
US7812788B2 (en) 2005-07-28 2010-10-12 Lg Electronics Inc. Plasma display apparatus and driving method of the same
KR100673469B1 (en) * 2005-09-16 2007-01-24 엘지전자 주식회사 Plasma display apparasute

Also Published As

Publication number Publication date
KR100404846B1 (en) 2003-11-07

Similar Documents

Publication Publication Date Title
KR100452688B1 (en) Driving method for plasma display panel
KR100475161B1 (en) Method for driving of plasma display panel
US20040169621A9 (en) Plasma display and driving method thereof
KR100604275B1 (en) Method of driving plasma display panel
KR100404846B1 (en) Driving Method of Plasma Display Panel
KR100646187B1 (en) Driving Method for Plasma Display Panel
KR100751931B1 (en) Plasma Display Panel and Driving Method thereof
KR100338518B1 (en) Method of Driving Plasma Display Panel
KR100489276B1 (en) Driving method of plasma display panel
KR100330033B1 (en) Method for Driving Plasma Display Panel
KR100421669B1 (en) Driving Method of Plasma Display Panel
KR100336606B1 (en) Plasma Display Panel and Method of Driving the Same
KR100647776B1 (en) Driving method of plasma display panel
KR100467073B1 (en) Methdo and apparatus driving of plasma display panel
KR100365506B1 (en) Plasma Display Panel and Driving Method Thereof
KR100667109B1 (en) Plasma Display Panel and Driving Method thereof
KR100336609B1 (en) Method of Driving Plasma Display Panel
KR100378623B1 (en) Plasma Display Panel and Method for Driving the same
KR20020039706A (en) Reset Circuit in Plasma Display Panel
KR20030037219A (en) Plasma display panel
KR20030046023A (en) Driving method of plasma display panel
KR100359572B1 (en) Plasma Display Panel
KR100397430B1 (en) Plasma Display Panel And Driving Method Thereof
KR100373529B1 (en) Plasma Display Panel and Driving Method Thereof
KR20040003529A (en) Method of driving plasma display panel

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080926

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee