KR20020065145A - 전압제어 발진기의 제어신호 발생회로 - Google Patents
전압제어 발진기의 제어신호 발생회로 Download PDFInfo
- Publication number
- KR20020065145A KR20020065145A KR1020010005514A KR20010005514A KR20020065145A KR 20020065145 A KR20020065145 A KR 20020065145A KR 1020010005514 A KR1020010005514 A KR 1020010005514A KR 20010005514 A KR20010005514 A KR 20010005514A KR 20020065145 A KR20020065145 A KR 20020065145A
- Authority
- KR
- South Korea
- Prior art keywords
- voltage
- circuit
- controlled oscillator
- control signal
- output
- Prior art date
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims abstract description 10
- 230000000694 effects Effects 0.000 abstract description 6
- 230000000737 periodic effect Effects 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K4/00—Generating pulses having essentially a finite slope or stepped portions
- H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
- H03K4/08—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
- H03L7/189—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (3)
- D/A 변환기로부터 출력된 아날로그 전압이 변화되도록 하기 위하여 외부로부터의 제어신호에 따라 시정수가 변화될 수 있도록 하는 RC 회로부와,상기 RC 회로에 접속되어 상기 시정수에 따라 전압제어 발진기로 입력되는 다양한 주기를 가지는 톱니파 형상의 출력 전압을 발생하는 적분부가 포함되어 이루어지는 것을 특징으로 하는 전압제어 발진기의 제어신호 발생회로.
- 제 1 항에 있어서,상기 적분기의 출력단에는 상기 출력 전압과 비교 전압이 비교되는 비교부와,상기 비교부에서 출력 전압이 비교 전압을 넘어서는 것으로 판단되는 경우에 제어 신호를 발하여 상기 RC 회로로 입력되는 전압이 바이패스되도록 하는 제 2 스위치부가 더 포함되는 것을 특징으로 하는 전압제어 발진기의 제어신호 발생회로.
- 제 1 항에 있어서,상기 RC 회로에는 시정수가 조정되도록 하기 위하여 다른 저항값을 가지는 또 다른 저항이 선택되도록 하는 제 1 스위치부가 포함되어 이루어지는 것을 특징으로 하는 전압제어 발진기의 제어신호 발생회로.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010005514A KR20020065145A (ko) | 2001-02-06 | 2001-02-06 | 전압제어 발진기의 제어신호 발생회로 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010005514A KR20020065145A (ko) | 2001-02-06 | 2001-02-06 | 전압제어 발진기의 제어신호 발생회로 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20020065145A true KR20020065145A (ko) | 2002-08-13 |
Family
ID=27693377
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020010005514A KR20020065145A (ko) | 2001-02-06 | 2001-02-06 | 전압제어 발진기의 제어신호 발생회로 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20020065145A (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100702603B1 (ko) * | 2006-02-02 | 2007-04-02 | 삼성전기주식회사 | 회전 관성에 의한 슬립을 방지하는 디스플레이 회전장치 |
-
2001
- 2001-02-06 KR KR1020010005514A patent/KR20020065145A/ko not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100702603B1 (ko) * | 2006-02-02 | 2007-04-02 | 삼성전기주식회사 | 회전 관성에 의한 슬립을 방지하는 디스플레이 회전장치 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4787712B2 (ja) | Pwm信号生成回路およびそれを備えた電源装置 | |
JP5481926B2 (ja) | 電源制御装置、電源装置、及び電源制御方法 | |
US20060181342A1 (en) | Digital amplifier | |
KR20050061493A (ko) | 제어 신호 발생 디지털 제어기 및 이를 포함한 디지털제어형 파워 컨버터 | |
US10757504B2 (en) | Methods and apparatus for controlling a bias voltage | |
US20160065222A1 (en) | Semiconductor device | |
CN114647271B (zh) | 一种ldo电路、控制方法、芯片及电子设备 | |
US6404294B1 (en) | Voltage control oscillator (VCO) with automatic gain control | |
KR101514459B1 (ko) | 볼티지 레귤레이터 | |
US6803802B2 (en) | Switched-capacitor integrator | |
US6275101B1 (en) | Phase noise reduction circuits | |
KR100400317B1 (ko) | 클럭 동기 장치의 지연 회로 | |
JP2018143065A (ja) | 電圧変換装置 | |
US5608343A (en) | Circuit for varying read timing | |
KR20020065145A (ko) | 전압제어 발진기의 제어신호 발생회로 | |
USRE40053E1 (en) | Delay circuit having delay time adjustable by current | |
US7923979B2 (en) | Control system for dynamically adjusting output voltage of voltage converter | |
US5257301A (en) | Direct digital frequency multiplier | |
US5952949A (en) | Timer with dynamic reset threshold | |
JP7629888B2 (ja) | 電源装置 | |
JP2024017918A (ja) | 制御電圧生成装置及びレーダ装置 | |
JP4871003B2 (ja) | 発振回路 | |
JPH07307669A (ja) | A/d変換装置 | |
JPH07297641A (ja) | クロック発振器 | |
JP2010178459A (ja) | 電源制御回路、電源装置、および電源制御方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20010206 |
|
PA0201 | Request for examination | ||
PG1501 | Laying open of application | ||
E902 | Notification of reason for refusal | ||
PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20021030 Patent event code: PE09021S01D |
|
E601 | Decision to refuse application | ||
PE0601 | Decision on rejection of patent |
Patent event date: 20030113 Comment text: Decision to Refuse Application Patent event code: PE06012S01D Patent event date: 20021030 Comment text: Notification of reason for refusal Patent event code: PE06011S01I |