KR20000056023A - Manufacturing method for capacitor - Google Patents

Manufacturing method for capacitor Download PDF

Info

Publication number
KR20000056023A
KR20000056023A KR1019990005031A KR19990005031A KR20000056023A KR 20000056023 A KR20000056023 A KR 20000056023A KR 1019990005031 A KR1019990005031 A KR 1019990005031A KR 19990005031 A KR19990005031 A KR 19990005031A KR 20000056023 A KR20000056023 A KR 20000056023A
Authority
KR
South Korea
Prior art keywords
capacitor
manufacturing
dielectric
lower electrode
oxidized
Prior art date
Application number
KR1019990005031A
Other languages
Korean (ko)
Inventor
오동민
Original Assignee
김영환
현대반도체 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김영환, 현대반도체 주식회사 filed Critical 김영환
Priority to KR1019990005031A priority Critical patent/KR20000056023A/en
Publication of KR20000056023A publication Critical patent/KR20000056023A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/75Electrodes comprising two or more layers, e.g. comprising a barrier layer and a metal layer

Abstract

PURPOSE: A method for manufacturing a capacitor is provided to improve a characteristic of a device and to simplify a manufacturing process by reducing a leakage current, and by eliminating the need to use a thermal oxidation process. CONSTITUTION: A method for manufacturing a capacitor comprises the steps of: sequentially evaporating a capacitor storage electrode, a nitride layer, and a capacitor plate electrode on a substrate; and ion-injecting a dielectric material and an oxygen to a boundary between the capacitor plate electrode and the nitride layer, to form a dielectric layer of which an upper surface is oxidized.

Description

커패시터 제조방법{MANUFACTURING METHOD FOR CAPACITOR}Capacitor Manufacturing Method {MANUFACTURING METHOD FOR CAPACITOR}

본 발명은 커패시터 제조방법에 관한 것으로, 특히 유전체 증착공정없이 하부전극과 상부전극을 연속적으로 형성한 후, 유전체를 형성하여 공정을 단순화하고, 이상 산화를 방지하는데 적당하도록 한 커패시터 제조방법에 관한 것이다.The present invention relates to a method of manufacturing a capacitor, and more particularly, to a method of manufacturing a capacitor, which is formed to continuously form a lower electrode and an upper electrode without a dielectric deposition process, and then forms a dielectric to simplify the process and prevent abnormal oxidation. .

일반적으로 커패시터는 그 구조가 다양하여, 각 구조마다 제조방법에 차이는 있으나 일반적으로 동일하게 도전체인 하부전극을 형성하고, 그 하부전극의 상부에 유전체를 증착한 후, 다시 유전체의 상부에 도전체인 상부전극을 형성하는 과정을 거치게 되며, 이와 같은 종래 커패시터 제조방법을 첨부한 도면을 참조하여 상세히 설명한다.In general, capacitors have various structures, and each structure has a different manufacturing method, but in general, a lower electrode, which is a conductor, is formed in the same manner, and a dielectric is deposited on the lower electrode. The process of forming the upper electrode will be described in detail with reference to the accompanying drawings, such a conventional capacitor manufacturing method.

도1a 내지 도1d는 종래 커패시터의 제조공정 수순단면도로서, 이에 도시한 바와 같이 먼저 도1a에 도시한 바와 같이 기판(1)의 상부전면에 다결정실리콘 등의 도전체를 증착하여 커패시터의 하부전극(2)을 형성한다.1A to 1D are cross-sectional views of a manufacturing process of a conventional capacitor. As shown in FIG. 1A, first, as shown in FIG. 1A, a conductor such as polycrystalline silicon is deposited on an upper front surface of a substrate 1 to form a lower electrode of a capacitor. 2) form.

그 다음, 도1b에 도시한 바와 같이 상기 형성된 커패시터 하부전극(2)의 상부전면에 유전막(3)을 증착한다. 이때, 상기 커패시터 하부전극(2)의 상부면은 유전막 증착시 산화될 수 있으며, 이는 커패시터의 특성을 저하시키는 결과를 초래하게 된다.Next, as shown in FIG. 1B, a dielectric film 3 is deposited on the upper surface of the formed capacitor lower electrode 2. In this case, the upper surface of the capacitor lower electrode 2 may be oxidized when the dielectric film is deposited, which may result in deterioration of the characteristics of the capacitor.

그 다음, 도1c에 도시한 바와 같이 상기 증착된 유전막(3)의 상부를 열산화시켜 열산화 유전막(4)을 형성한다. 이때의 열산화 유전막(4)을 형성하는 이유는 커패시터의 누설전류 특성을 향상시키기 위한 것이다.Then, as illustrated in FIG. 1C, the upper portion of the deposited dielectric film 3 is thermally oxidized to form a thermally oxidized dielectric film 4. The reason for forming the thermal oxidation dielectric film 4 at this time is to improve the leakage current characteristics of the capacitor.

그 다음, 상기 열산화 유전막(4)의 상부전면에 다결정실리콘 등의 도전체를 증착하여 커패시터 상부전극을 형성하여 커패시터를 제조하게 된다.Then, a capacitor is formed by depositing a conductor such as polycrystalline silicon on the upper surface of the thermal oxidation dielectric film 4 to form a capacitor upper electrode.

그러나, 상기와 같은 커패시터 제조방법은 정전용량을 증가시키기 위해 유전체를 점차로 얇게 형성함에 따라 누설전류가 발생하는 문제점과 아울러, 열산화공정에 따라 커패시터의 하부전극이 산화되어 소자의 특성이 저하되는 문제점이 있었다.However, the above capacitor manufacturing method has a problem that leakage current occurs as the dielectric is gradually formed to increase the capacitance, and the lower electrode of the capacitor is oxidized due to the thermal oxidation process, thereby degrading the characteristics of the device. There was this.

이와 같은 문제점을 감안한 본 발명은 열산화공정을 형성하지 않으면서, 커패시터의 누설전류발생을 줄일 수 있는 커패시터 제조방법을 제공함에 그 목적이 있다.It is an object of the present invention to provide a method of manufacturing a capacitor that can reduce leakage current of a capacitor without forming a thermal oxidation process.

도1a 내지 도1d는 종래 커패시터 제조공정 수순단면도.1A to 1D are cross-sectional views of a conventional capacitor manufacturing process.

도2a 및 도2b는 본 발명 커패시터 제조공정 수순단면도.Figure 2a and Figure 2b is a cross-sectional view of the capacitor manufacturing process of the present invention.

***도면의 주요 부분에 대한 부호의 설명****** Description of the symbols for the main parts of the drawings ***

1:기판 2:하부전극1: Substrate 2: Lower electrode

3:유전막 4:산화 유전막3: dielectric film 4: oxidized dielectric film

5:상부전극 6:질화막5: upper electrode 6: nitride film

상기와 같은 목적은 기판상에 커패시터 하부전극, 질화막, 커패시터 상부전극을 순차적으로 증착하는 단계와; 상기 커패시터 상부전극과 질화막의 계면에 유전물질과 산소를 이온주입하여 상부 표면이 산화된 유전막을 형성하는 단계로 구성함으로써 달성되는 것으로, 이와 같은 본 발명을 첨부한 도면을 참조하여 상세히 설명하면 다음과 같다.The above object comprises the steps of sequentially depositing a capacitor lower electrode, a nitride film, a capacitor upper electrode on the substrate; It is achieved by forming a dielectric film in which the upper surface is oxidized by ion implanting a dielectric material and oxygen at the interface between the capacitor upper electrode and the nitride film, which will be described in detail with reference to the accompanying drawings. same.

도2a 및 도2b는 본 발명 커패시터의 제조공정 수순단면도로서, 이에 도시한 바와 같이 기판(1)의 상부에 커패시터 하부전극(2), 질화막(6), 커패시터 상부전극(5)을 순차적으로 증착하는 단계(도2a)와; 상기 커패시터 상부전극(5)의 하부측으로 산소와 유전물질을 이온주입하여 상기 질화막(6)과의 계면에 유전막(3)과 열산화 유전막(4)을 형성하는 단계(도2b)로 구성된다.2A and 2B are cross-sectional views of a manufacturing process of the capacitor of the present invention, in which the capacitor lower electrode 2, the nitride film 6, and the capacitor upper electrode 5 are sequentially deposited on the substrate 1 as shown. (FIG. 2A); Oxygen and a dielectric material are ion-implanted to the lower side of the capacitor upper electrode 5 to form the dielectric film 3 and the thermal oxidation dielectric film 4 at the interface with the nitride film 6 (FIG. 2B).

이하, 상기와 같은 본 발명 커패시터 제조방법을 좀 더 상세히 설명한다.Hereinafter, a method of manufacturing the capacitor of the present invention as described above will be described in more detail.

먼저, 도2a에 도시한 바와 같이 기판(1)의 상부에 다결정실리콘과 같은 도전체를 증착하여, 커패시터의 하부전극(2)을 형성하고, 그 커패시터의 하부전극(2)의 상부에 질화막(6)을 증착한다. 이때의 질화막(6) 증착공정은 커패시터의 하부전극(2)이 산화되는 것을 방지하기 위해 암모니아의 분위기 하에서 공정한다.First, as shown in FIG. 2A, a conductor such as polycrystalline silicon is deposited on the substrate 1 to form a lower electrode 2 of the capacitor, and a nitride film () is formed on the lower electrode 2 of the capacitor. 6) Deposit. In this case, the deposition process of the nitride film 6 is performed under an atmosphere of ammonia to prevent the lower electrode 2 of the capacitor from being oxidized.

그 다음, 상기 증착된 질화막(6)의 상부전면에 다시 다결정실리콘 등의 도전체를 증착하여 커패시터 상부전극(5)을 형성한다.Then, a conductor such as polysilicon is deposited again on the upper surface of the deposited nitride film 6 to form the capacitor upper electrode 5.

상기 커패시터 하부전극(2), 질화막(6), 커패시터 상부전극(5)의 형성단계는 하나의 공정장비 내에서 연속공정이 가능한 것으로, 공정의 진행이 용이하다.The forming of the capacitor lower electrode 2, the nitride film 6, and the capacitor upper electrode 5 is a continuous process in one process equipment, and the process can be easily performed.

그 다음, 도2b에 도시한 바와 같이 상기 형성한 커패시터 상부전극(5)에 유전물질과 산소를 이온주입하고, 열처리하여 상기 상부전극(5)의 하부측인 질화막(6)과의 계면영역에 그 표면층이 주입된 산소에 의해 산화된 유전막(3,4)을 형성한다.Then, as shown in FIG. 2B, a dielectric material and oxygen are ion-implanted into the formed capacitor upper electrode 5, and heat treated to form an interface region with the nitride film 6 on the lower side of the upper electrode 5. The surface layer forms the dielectric films 3 and 4 oxidized by the injected oxygen.

이때, 상기 질화막(6)은 확산방지의 역할과 함께 유전체로서의 역할을 하게 되며, 그 질화막(6)에 의해 주입되는 산소이온으로 인해 커패시터의 하부전극(2)이 산화되는 것을 방지하게 된다.At this time, the nitride film 6 serves as a dielectric as well as preventing diffusion, and the lower electrode 2 of the capacitor is prevented from being oxidized due to oxygen ions injected by the nitride film 6.

또한, 상기 커패시터 상부전극(5)의 하부측으로 유전물질과 함께 산소이온을 주입하는 이유는 그 산소이온이 유전막(3)의 형성과 함께 그 유전막(3)의 상부를 산화시켜 산화 유전막(4)을 형성함으로써 누설전류의 발생을 억제할 수 있도록 하기 위한 것이다.In addition, the reason why the oxygen ion is injected into the lower side of the capacitor upper electrode 5 together with the dielectric material is that the oxygen ion oxidizes the upper portion of the dielectric film 3 together with the formation of the dielectric film 3. This is to make it possible to suppress the occurrence of leakage current.

상기한 바와 같이 본 발명 커패시터 제조방법은 하부전극, 얇은 질화막, 상부전극을 순차적으로 증착하고, 이후의 이온주입공정으로 상부표면이 산화된 유전막을 형성함으로써, 공정이 단순화되고 유전막의 표면을 산화시키는 과정에서도 커패시터 하부전극이 산화되는 것을 방지하여 소자의 특성을 향상시키는 효과가 있다.As described above, the capacitor manufacturing method of the present invention sequentially deposits a lower electrode, a thin nitride film, and an upper electrode, and forms a dielectric film having an upper surface oxidized by a subsequent ion implantation process, thereby simplifying the process and oxidizing the surface of the dielectric film. In the process, the capacitor lower electrode is prevented from being oxidized, thereby improving the characteristics of the device.

Claims (1)

기판상에 커패시터 하부전극, 질화막, 커패시터 상부전극을 순차적으로 증착하는 단계와; 상기 커패시터 상부전극과 질화막의 계면에 유전물질과 산소를 이온주입하여 상부 표면이 산화된 유전막을 형성하는 단계로 이루어진 것을 특징으로 하는 커패시터 제조방법.Sequentially depositing a capacitor lower electrode, a nitride film, and a capacitor upper electrode on the substrate; And ion implanting a dielectric material and oxygen at an interface between the capacitor upper electrode and the nitride film to form a dielectric film oxidized at an upper surface thereof.
KR1019990005031A 1999-02-12 1999-02-12 Manufacturing method for capacitor KR20000056023A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019990005031A KR20000056023A (en) 1999-02-12 1999-02-12 Manufacturing method for capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019990005031A KR20000056023A (en) 1999-02-12 1999-02-12 Manufacturing method for capacitor

Publications (1)

Publication Number Publication Date
KR20000056023A true KR20000056023A (en) 2000-09-15

Family

ID=19574239

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019990005031A KR20000056023A (en) 1999-02-12 1999-02-12 Manufacturing method for capacitor

Country Status (1)

Country Link
KR (1) KR20000056023A (en)

Similar Documents

Publication Publication Date Title
US6188104B1 (en) Trench DMOS device having an amorphous silicon and polysilicon gate
KR100282413B1 (en) Thin film formation method using nitrous oxide gas
US4931897A (en) Method of manufacturing semiconductor capacitive element
KR100207444B1 (en) Capacitor fabrication method and its device having high dielectronic layer and electrode
US7153746B2 (en) Capacitors, methods of forming capacitors, and methods of forming capacitor dielectric layers
KR19990036772A (en) Field effect transistor having trench isolation structure and manufacturing method
KR100239707B1 (en) Method of manfacturing a semiconductor device
US6337274B1 (en) Methods of forming buried bit line memory circuitry
KR20000026967A (en) Capacitor of semiconductor device and method for forming the same
KR100444492B1 (en) Method for fabricating semiconductor device
KR100743618B1 (en) Gate of semiconductor and method for manufacturing the same
KR20000056023A (en) Manufacturing method for capacitor
US6245631B1 (en) Method of forming buried bit line memory circuitry and semiconductor processing method of forming a conductive line
KR100524685B1 (en) Manufacturing Method of Dielectric Capacitor of Semiconductor Device
KR20000045274A (en) Fabrication method of capacitor
KR100427441B1 (en) Method for forming the semiconductor device
KR980006341A (en) Method for manufacturing capacitor of semiconductor device
KR100237022B1 (en) Forming method of dielectric film of capacitor
KR100338090B1 (en) Method for manufacturing semiconductor device
KR100691941B1 (en) Method of manufacturing a capacitor in semiconductor device
KR100451768B1 (en) Method for fabricating gate dielectric of semiconductor device
KR20020002755A (en) Method of forming a capacitor in a semiconductor device
KR100331275B1 (en) FORMATION METHOD OF Ti-POLYCIDE GATE ELECTRODE
KR100292116B1 (en) Method for forming isolation layer of semiconductor device
KR100307540B1 (en) Fabricating method of semiconductor device

Legal Events

Date Code Title Description
N231 Notification of change of applicant
WITN Withdrawal due to no request for examination