KR19980042137A - 웨이퍼 레벨 콘택 시트의 이용 방법 - Google Patents
웨이퍼 레벨 콘택 시트의 이용 방법 Download PDFInfo
- Publication number
- KR19980042137A KR19980042137A KR1019970058293A KR19970058293A KR19980042137A KR 19980042137 A KR19980042137 A KR 19980042137A KR 1019970058293 A KR1019970058293 A KR 1019970058293A KR 19970058293 A KR19970058293 A KR 19970058293A KR 19980042137 A KR19980042137 A KR 19980042137A
- Authority
- KR
- South Korea
- Prior art keywords
- conductive
- axis
- copper
- layer
- wafer
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
- G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
- G01R1/0491—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets for testing integrated circuits on wafers, e.g. wafer-level test cartridge
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2863—Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Environmental & Geological Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Measuring Leads Or Probes (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US74557596A | 1996-11-08 | 1996-11-08 | |
US8/745,575 | 1996-11-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR19980042137A true KR19980042137A (ko) | 1998-08-17 |
Family
ID=24997293
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019970058293A KR19980042137A (ko) | 1996-11-08 | 1997-11-06 | 웨이퍼 레벨 콘택 시트의 이용 방법 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPH10246751A (ja) |
KR (1) | KR19980042137A (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3980801B2 (ja) | 1999-09-16 | 2007-09-26 | 株式会社東芝 | 三次元構造体およびその製造方法 |
JP2003059611A (ja) * | 2001-08-15 | 2003-02-28 | Sumitomo Electric Ind Ltd | 異方性導電シートおよびその製造方法 |
-
1997
- 1997-11-06 KR KR1019970058293A patent/KR19980042137A/ko not_active Application Discontinuation
- 1997-11-10 JP JP9323783A patent/JPH10246751A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
JPH10246751A (ja) | 1998-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR19980042138A (ko) | 웨이퍼 레벨 번인 방법 | |
KR19980042135A (ko) | 웨이퍼 레벨 콘택 시트 및 그 어셈블리 방법 | |
KR19980042133A (ko) | 웨이퍼 레벨 번인 베이스 유닛 기판 및 그 어셈블리 | |
KR19980042132A (ko) | 고 평면성, 저 열 팽창 계수의 베이스 및 그 제조 방법 | |
KR19980042134A (ko) | 임시 z-축 물질의 사용 방법 | |
KR19980042136A (ko) | 영구 z-축 물질의 사용 방법 | |
US5966022A (en) | Wafer level burn-in system | |
US6344371B2 (en) | Dimensionally stable core for use in high density chip packages and a method of fabricating same | |
US6544638B2 (en) | Electronic chip package | |
US5841102A (en) | Multiple pulse space processing to enhance via entrance formation at 355 nm | |
JP5603095B2 (ja) | 高縦横比を有するマイクロスルーヴァイアの製造ばらつきを最小にする多周波数処理 | |
US5965043A (en) | Method for using ultrasonic treatment in combination with UV-lasers to enable plating of high aspect ratio micro-vias | |
JP2008124473A (ja) | 電子アセンブリおよび電子物品内でのヴァイアのインダクタンスを低減する方法 | |
WO1998020537A1 (en) | Method of sequential laser processing to efficiently manufacture modules requiring large volumetric density material removal for micro-via formation | |
US6023041A (en) | Method for using photoabsorptive coatings and consumable copper to control exit via redeposit as well as diameter variance | |
US6130015A (en) | Method for using fiducial schemes to increase nominal registration during manufacture of laminated circuit | |
KR19980042137A (ko) | 웨이퍼 레벨 콘택 시트의 이용 방법 | |
JPH0763787A (ja) | プローブ構造 | |
WO1998020529A1 (en) | Method for minimizing pink ring in blind laser vias |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |