KR102575795B1 - 칩의 제조 방법 - Google Patents

칩의 제조 방법 Download PDF

Info

Publication number
KR102575795B1
KR102575795B1 KR1020180081428A KR20180081428A KR102575795B1 KR 102575795 B1 KR102575795 B1 KR 102575795B1 KR 1020180081428 A KR1020180081428 A KR 1020180081428A KR 20180081428 A KR20180081428 A KR 20180081428A KR 102575795 B1 KR102575795 B1 KR 102575795B1
Authority
KR
South Korea
Prior art keywords
workpiece
holding
chip
modified layer
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020180081428A
Other languages
English (en)
Korean (ko)
Other versions
KR20190011197A (ko
Inventor
요시아키 요도
진얀 자오
Original Assignee
가부시기가이샤 디스코
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시기가이샤 디스코 filed Critical 가부시기가이샤 디스코
Publication of KR20190011197A publication Critical patent/KR20190011197A/ko
Application granted granted Critical
Publication of KR102575795B1 publication Critical patent/KR102575795B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H10P72/0436—
    • H10P54/00—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H10P72/00—
    • H10P72/37—
    • H10P72/72—
    • H10W10/00—
    • H10W10/01—
    • H10W74/01—

Landscapes

  • Engineering & Computer Science (AREA)
  • Laser Beam Processing (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Dicing (AREA)
  • Perforating, Stamping-Out Or Severing By Means Other Than Cutting (AREA)
  • Processing Of Stones Or Stones Resemblance Materials (AREA)
KR1020180081428A 2017-07-24 2018-07-13 칩의 제조 방법 Active KR102575795B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017142910A JP6961297B2 (ja) 2017-07-24 2017-07-24 チップの製造方法
JPJP-P-2017-142910 2017-07-24

Publications (2)

Publication Number Publication Date
KR20190011197A KR20190011197A (ko) 2019-02-01
KR102575795B1 true KR102575795B1 (ko) 2023-09-06

Family

ID=65172593

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020180081428A Active KR102575795B1 (ko) 2017-07-24 2018-07-13 칩의 제조 방법

Country Status (4)

Country Link
JP (1) JP6961297B2 (enExample)
KR (1) KR102575795B1 (enExample)
CN (1) CN109300827B (enExample)
TW (1) TWI745606B (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7189026B2 (ja) * 2019-01-07 2022-12-13 株式会社ディスコ 被加工物の加工方法
JP2021015823A (ja) * 2019-07-10 2021-02-12 株式会社ディスコ ウェーハの加工方法
JP7262904B2 (ja) * 2019-08-26 2023-04-24 株式会社ディスコ キャリア板の除去方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005135964A (ja) * 2003-10-28 2005-05-26 Disco Abrasive Syst Ltd ウエーハの分割方法
JP2013135026A (ja) * 2011-12-26 2013-07-08 Disco Abrasive Syst Ltd ウェーハの加工方法
JP2014199834A (ja) * 2013-03-29 2014-10-23 株式会社ディスコ 保持手段及び加工方法
JP2014236034A (ja) * 2013-05-31 2014-12-15 株式会社ディスコ ウェーハの加工方法
JP2015115350A (ja) * 2013-12-09 2015-06-22 株式会社ディスコ ウェーハ加工装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3408805B2 (ja) 2000-09-13 2003-05-19 浜松ホトニクス株式会社 切断起点領域形成方法及び加工対象物切断方法
JP5791866B2 (ja) 2009-03-06 2015-10-07 株式会社ディスコ ワーク分割装置
JP6391471B2 (ja) * 2015-01-06 2018-09-19 株式会社ディスコ ウエーハの生成方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005135964A (ja) * 2003-10-28 2005-05-26 Disco Abrasive Syst Ltd ウエーハの分割方法
JP2013135026A (ja) * 2011-12-26 2013-07-08 Disco Abrasive Syst Ltd ウェーハの加工方法
JP2014199834A (ja) * 2013-03-29 2014-10-23 株式会社ディスコ 保持手段及び加工方法
JP2014236034A (ja) * 2013-05-31 2014-12-15 株式会社ディスコ ウェーハの加工方法
JP2015115350A (ja) * 2013-12-09 2015-06-22 株式会社ディスコ ウェーハ加工装置

Also Published As

Publication number Publication date
KR20190011197A (ko) 2019-02-01
TW201909263A (zh) 2019-03-01
CN109300827A (zh) 2019-02-01
CN109300827B (zh) 2024-03-19
TWI745606B (zh) 2021-11-11
JP2019024048A (ja) 2019-02-14
JP6961297B2 (ja) 2021-11-05

Similar Documents

Publication Publication Date Title
CN109698118B (zh) 芯片的制造方法
KR102575795B1 (ko) 칩의 제조 방법
JP6858455B2 (ja) チップの製造方法
CN110690172B (zh) 芯片的制造方法
JP2019218235A (ja) チップの製造方法
JP6976654B2 (ja) チップの製造方法
JP6973927B2 (ja) チップの製造方法
JP6932452B2 (ja) チップの製造方法
JP6991657B2 (ja) チップの製造方法
JP6961299B2 (ja) チップの製造方法
JP6932451B2 (ja) チップの製造方法
JP7051198B2 (ja) チップの製造方法
JP6961300B2 (ja) チップの製造方法
JP6961301B2 (ja) チップの製造方法
JP6961298B2 (ja) チップの製造方法
JP2019220584A (ja) チップの製造方法
JP2019220585A (ja) チップの製造方法
JP2019220586A (ja) チップの製造方法
JP2019220582A (ja) チップの製造方法
JP2019220583A (ja) チップの製造方法
JP2019022901A (ja) チップの製造方法

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000