KR102476197B1 - 프레임 페이싱을 위한 방법 및 시스템 - Google Patents

프레임 페이싱을 위한 방법 및 시스템 Download PDF

Info

Publication number
KR102476197B1
KR102476197B1 KR1020177004860A KR20177004860A KR102476197B1 KR 102476197 B1 KR102476197 B1 KR 102476197B1 KR 1020177004860 A KR1020177004860 A KR 1020177004860A KR 20177004860 A KR20177004860 A KR 20177004860A KR 102476197 B1 KR102476197 B1 KR 102476197B1
Authority
KR
South Korea
Prior art keywords
frame
delay
gpu
rendering
gpus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020177004860A
Other languages
English (en)
Korean (ko)
Other versions
KR20170041760A (ko
Inventor
조나단 로렌스 캠벨
미첼 에이치. 싱거
유핑 센
유에 주오
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20170041760A publication Critical patent/KR20170041760A/ko
Application granted granted Critical
Publication of KR102476197B1 publication Critical patent/KR102476197B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/40—Information retrieval; Database structures therefor; File system structures therefor of multimedia data, e.g. slideshows comprising image and additional audio data
    • G06F16/48—Retrieval characterised by using metadata, e.g. metadata not derived from the content or metadata generated manually
    • G06F16/489—Retrieval characterised by using metadata, e.g. metadata not derived from the content or metadata generated manually using time information
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2200/00—Indexing scheme for image data processing or generation, in general
    • G06T2200/28—Indexing scheme for image data processing or generation, in general involving image processing hardware
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0435—Change or adaptation of the frame rate of the video stream
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/06—Use of more than one graphics processor to process data before displaying to one or more screens

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Databases & Information Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Multimedia (AREA)
  • Library & Information Science (AREA)
  • Computer Graphics (AREA)
  • Computer Hardware Design (AREA)
  • Image Generation (AREA)
  • Image Processing (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Electrotherapy Devices (AREA)
KR1020177004860A 2014-08-08 2015-08-07 프레임 페이싱을 위한 방법 및 시스템 Active KR102476197B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201462035124P 2014-08-08 2014-08-08
US62/035,124 2014-08-08
PCT/US2015/044128 WO2016022874A1 (en) 2014-08-08 2015-08-07 Method and system for frame pacing

Publications (2)

Publication Number Publication Date
KR20170041760A KR20170041760A (ko) 2017-04-17
KR102476197B1 true KR102476197B1 (ko) 2022-12-09

Family

ID=55264602

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020177004860A Active KR102476197B1 (ko) 2014-08-08 2015-08-07 프레임 페이싱을 위한 방법 및 시스템

Country Status (6)

Country Link
US (1) US9679345B2 (cg-RX-API-DMAC7.html)
EP (1) EP3178065B1 (cg-RX-API-DMAC7.html)
JP (1) JP6633614B2 (cg-RX-API-DMAC7.html)
KR (1) KR102476197B1 (cg-RX-API-DMAC7.html)
CN (1) CN106575302B (cg-RX-API-DMAC7.html)
WO (1) WO2016022874A1 (cg-RX-API-DMAC7.html)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102606693B1 (ko) 2016-08-23 2023-11-28 삼성전자 주식회사 전자 장치 및 전자 장치의 동작 제어 방법
US20180329742A1 (en) * 2017-05-10 2018-11-15 Mediatek Inc. Timer-assisted frame running time estimation
CN109474768A (zh) * 2017-09-08 2019-03-15 中兴通讯股份有限公司 一种提高图像流畅度的方法及装置
CN108769785B (zh) * 2018-06-29 2020-11-03 京东方科技集团股份有限公司 视频播放方法、装置及存储介质
GB202012559D0 (en) * 2020-08-12 2020-09-23 Samsung Electronics Co Ltd Reducing latency between receiving user input and displaying resulting frame
US12057090B2 (en) * 2020-10-16 2024-08-06 Intel Corporation Frame pacing for improved experiences in 3D applications
US11935149B2 (en) 2020-11-13 2024-03-19 Samsung Electronics Co., Ltd Electronic device and image rendering method thereof for adjusting frame rate
CN112954402B (zh) * 2021-03-11 2023-04-28 北京字节跳动网络技术有限公司 视频显示方法、设备及存储介质
CN115375530B (zh) * 2022-07-13 2024-07-09 北京松应科技有限公司 一种多gpu协同渲染方法、系统、装置及存储介质
US20250104177A1 (en) * 2023-09-22 2025-03-27 Qualcomm Incorporated Dynamic performance and power adjustment for split xr applications

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010020186A (ja) 2008-07-11 2010-01-28 Canon Inc 画像処理装置及びその制御方法
WO2011118199A1 (ja) * 2010-03-24 2011-09-29 パナソニック株式会社 表示切替装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3739852B2 (ja) * 1996-03-19 2006-01-25 富士通株式会社 グラフィックス装置
JP2002328818A (ja) * 2001-02-27 2002-11-15 Sony Computer Entertainment Inc 情報処理装置、統合型情報処理装置、実行負荷計測方法、コンピュータプログラム
US6919900B2 (en) * 2001-03-23 2005-07-19 Microsoft Corporation Methods and systems for preparing graphics for display on a computing device
GB2406184B (en) * 2003-09-17 2006-03-15 Advanced Risc Mach Ltd Data processing system
US7545380B1 (en) 2004-12-16 2009-06-09 Nvidia Corporation Sequencing of displayed images for alternate frame rendering in a multi-processor graphics system
US7525549B1 (en) * 2004-12-16 2009-04-28 Nvidia Corporation Display balance/metering
US7364306B2 (en) * 2005-06-20 2008-04-29 Digital Display Innovations, Llc Field sequential light source modulation for a digital display system
JP4185086B2 (ja) * 2005-09-28 2008-11-19 株式会社日立国際電気 画像処理装置
US8754904B2 (en) * 2011-04-03 2014-06-17 Lucidlogix Software Solutions, Ltd. Virtualization method of vertical-synchronization in graphics systems
US8484647B2 (en) * 2009-07-24 2013-07-09 Apple Inc. Selectively adjusting CPU wait mode based on estimation of remaining work before task completion on GPU
US9524138B2 (en) * 2009-12-29 2016-12-20 Nvidia Corporation Load balancing in a system with multi-graphics processors and multi-display systems
WO2012154152A1 (en) 2011-05-06 2012-11-15 Google Inc. Apparatus and method for rendering video with retransmission delay
WO2012154155A1 (en) 2011-05-06 2012-11-15 Google Inc. Apparatus and method for determining a video frame's estimated arrival time
US9940904B2 (en) * 2013-10-23 2018-04-10 Intel Corporation Techniques for determining an adjustment for a visual output

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010020186A (ja) 2008-07-11 2010-01-28 Canon Inc 画像処理装置及びその制御方法
WO2011118199A1 (ja) * 2010-03-24 2011-09-29 パナソニック株式会社 表示切替装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Cem Cebenoyan."Stuttering in Game Graphics: Detection and Solutions". [online]2012.01.01.,[2022.01.17.검색],<URL:https://developer.nvidia.com/ sites/default/files/akamai/gameworks/CN/Stuttering_Analysis*

Also Published As

Publication number Publication date
US20160042488A1 (en) 2016-02-11
EP3178065A1 (en) 2017-06-14
KR20170041760A (ko) 2017-04-17
EP3178065A4 (en) 2018-01-24
CN106575302B (zh) 2019-08-30
EP3178065B1 (en) 2020-04-08
JP2017531232A (ja) 2017-10-19
US9679345B2 (en) 2017-06-13
JP6633614B2 (ja) 2020-01-22
WO2016022874A1 (en) 2016-02-11
CN106575302A (zh) 2017-04-19

Similar Documents

Publication Publication Date Title
KR102476197B1 (ko) 프레임 페이싱을 위한 방법 및 시스템
US11829197B2 (en) Backward compatibility through use of spoof clock and fine grain frequency control
JP2013546042A5 (cg-RX-API-DMAC7.html)
JP2013545198A5 (cg-RX-API-DMAC7.html)
US20130207983A1 (en) Central processing unit, gpu simulation method thereof, and computing system including the same
KR20220143667A (ko) 지연된 그래픽 프로세싱 유닛 렌더 시간을 보상하기 위한 감소된 디스플레이 프로세싱 유닛 전달 시간
Xie et al. Pim-vr: Erasing motion anomalies in highly-interactive virtual reality world with customized memory cube
US8866825B2 (en) Multiple display frame rendering method and apparatus
EP3485384A1 (en) Memory request arbitration
US9913033B2 (en) Synchronization of independent output streams
US20210327020A1 (en) Method and apparatus for directing application requests for rendering
US10528685B2 (en) Efficient mechanism in hardware and software co-simulation system
US10587861B2 (en) Flicker-free remoting support for server-rendered stereoscopic imaging
CN109978749B (zh) 图形处理器、渲染系统及操作图形处理器的方法
Ma et al. MCMG simulator: A unified simulation framework for CPU and graphic GPU
US10796399B2 (en) Pixel wait synchronization
WO2016077036A1 (en) Sort-free threading model for a multi-threaded graphics pipeline
US9239699B2 (en) Enabling hardware acceleration in a computing device during a mosaic display mode of operation thereof
JP5874433B2 (ja) トレース結合装置及びプログラム
JP2017127676A5 (cg-RX-API-DMAC7.html)
JP2017127677A5 (cg-RX-API-DMAC7.html)
Steffen et al. Teaching graphics processing and architecture using a hardware prototyping approach
US20150301742A1 (en) High-frequency physics simulation system

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

U11 Full renewal or maintenance fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U11-OTH-PR1001 (AS PROVIDED BY THE NATIONAL OFFICE)

Year of fee payment: 4