KR102245247B1 - 트리거된 동작을 이용하는 gpu 원격 통신 - Google Patents

트리거된 동작을 이용하는 gpu 원격 통신 Download PDF

Info

Publication number
KR102245247B1
KR102245247B1 KR1020197007796A KR20197007796A KR102245247B1 KR 102245247 B1 KR102245247 B1 KR 102245247B1 KR 1020197007796 A KR1020197007796 A KR 1020197007796A KR 20197007796 A KR20197007796 A KR 20197007796A KR 102245247 B1 KR102245247 B1 KR 102245247B1
Authority
KR
South Korea
Prior art keywords
command
gpu
generated network
data
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020197007796A
Other languages
English (en)
Korean (ko)
Other versions
KR20190058483A (ko
Inventor
마이클 더블유. 르빈
스티븐 케이. 레인하르트
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20190058483A publication Critical patent/KR20190058483A/ko
Application granted granted Critical
Publication of KR102245247B1 publication Critical patent/KR102245247B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17306—Intercommunication techniques
    • G06F15/17331—Distributed shared memory [DSM], e.g. remote direct memory access [RDMA]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9063—Intermediate storage in different physical parts of a node or terminal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Computer And Data Communications (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
KR1020197007796A 2016-10-18 2017-09-19 트리거된 동작을 이용하는 gpu 원격 통신 Active KR102245247B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/297,079 US10936533B2 (en) 2016-10-18 2016-10-18 GPU remote communication with triggered operations
US15/297,079 2016-10-18
PCT/US2017/052250 WO2018075182A1 (en) 2016-10-18 2017-09-19 Gpu remote communication with triggered operations

Publications (2)

Publication Number Publication Date
KR20190058483A KR20190058483A (ko) 2019-05-29
KR102245247B1 true KR102245247B1 (ko) 2021-04-27

Family

ID=61904564

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020197007796A Active KR102245247B1 (ko) 2016-10-18 2017-09-19 트리거된 동작을 이용하는 gpu 원격 통신

Country Status (6)

Country Link
US (1) US10936533B2 (enExample)
EP (1) EP3529706B1 (enExample)
JP (1) JP6961686B2 (enExample)
KR (1) KR102245247B1 (enExample)
CN (1) CN109690512B (enExample)
WO (1) WO2018075182A1 (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10534606B2 (en) 2011-12-08 2020-01-14 Oracle International Corporation Run-length encoding decompression
US11113054B2 (en) 2013-09-10 2021-09-07 Oracle International Corporation Efficient hardware instructions for single instruction multiple data processors: fast fixed-length value compression
US10599488B2 (en) 2016-06-29 2020-03-24 Oracle International Corporation Multi-purpose events for notification and sequence control in multi-core processor systems
US10380058B2 (en) 2016-09-06 2019-08-13 Oracle International Corporation Processor core to coprocessor interface with FIFO semantics
US10783102B2 (en) 2016-10-11 2020-09-22 Oracle International Corporation Dynamically configurable high performance database-aware hash engine
US10459859B2 (en) 2016-11-28 2019-10-29 Oracle International Corporation Multicast copy ring for database direct memory access filtering engine
US10725947B2 (en) 2016-11-29 2020-07-28 Oracle International Corporation Bit vector gather row count calculation and handling in direct memory access engine
US20190044809A1 (en) * 2017-08-30 2019-02-07 Intel Corporation Technologies for managing a flexible host interface of a network interface controller
US11429413B2 (en) * 2018-03-30 2022-08-30 Intel Corporation Method and apparatus to manage counter sets in a network interface controller
US10740163B2 (en) * 2018-06-28 2020-08-11 Advanced Micro Devices, Inc. Network packet templating for GPU-initiated communication
US10795840B2 (en) 2018-11-12 2020-10-06 At&T Intellectual Property I, L.P. Persistent kernel for graphics processing unit direct memory access network packet processing
US12267229B2 (en) * 2019-05-23 2025-04-01 Hewlett Packard Enterprise Development Lp System and method for facilitating data-driven intelligent network with endpoint congestion detection and control
US11182221B1 (en) * 2020-12-18 2021-11-23 SambaNova Systems, Inc. Inter-node buffer-based streaming for reconfigurable processor-as-a-service (RPaaS)
US11665113B2 (en) * 2021-07-28 2023-05-30 Hewlett Packard Enterprise Development Lp System and method for facilitating dynamic triggered operation management in a network interface controller (NIC)
US11960813B2 (en) 2021-08-02 2024-04-16 Advanced Micro Devices, Inc. Automatic redistribution layer via generation
US12418906B2 (en) 2022-02-27 2025-09-16 Nvidia Corporation System and method for GPU-initiated communication
US20230276301A1 (en) * 2022-02-27 2023-08-31 Nvidia Corporation System and method for gpu-initiated communication
US12229057B2 (en) 2023-01-19 2025-02-18 SambaNova Systems, Inc. Method and apparatus for selecting data access method in a heterogeneous processing system with multiple processors
US12210468B2 (en) 2023-01-19 2025-01-28 SambaNova Systems, Inc. Data transfer between accessible memories of multiple processors incorporated in coarse-grained reconfigurable (CGR) architecture within heterogeneous processing system using one memory to memory transfer operation
US12380041B2 (en) 2023-01-19 2025-08-05 SambaNova Systems, Inc. Method and apparatus for data transfer between accessible memories of multiple processors in a heterogeneous processing system using two memory to memory transfer operations
US20250254137A1 (en) * 2024-02-05 2025-08-07 Mellanox Technologies, Ltd. Low latency communication channel over a communications bus using a host channel adapter

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100013839A1 (en) 2008-07-21 2010-01-21 Rawson Andrew R Integrated GPU, NIC and Compression Hardware for Hosted Graphics
US20130069943A1 (en) 2011-09-19 2013-03-21 Qualcomm Incorporated Optimizing resolve performance with tiling graphics architectures

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5278956A (en) 1990-01-22 1994-01-11 Vlsi Technology, Inc. Variable sized FIFO memory and programmable trigger level therefor for use in a UART or the like
US8766993B1 (en) 2005-04-06 2014-07-01 Teradici Corporation Methods and apparatus for enabling multiple remote displays
JP4439491B2 (ja) 2006-05-24 2010-03-24 株式会社ソニー・コンピュータエンタテインメント マルチグラフィックスプロセッサシステム、グラフィックスプロセッサおよびデータ転送方法
US8269782B2 (en) 2006-11-10 2012-09-18 Sony Computer Entertainment Inc. Graphics processing apparatus
US8131814B1 (en) 2008-07-11 2012-03-06 Hewlett-Packard Development Company, L.P. Dynamic pinning remote direct memory access
CN101539902B (zh) * 2009-05-05 2012-03-28 中国科学院计算技术研究所 多计算机系统中节点的dma设备及通信方法
US20100325372A1 (en) * 2009-06-17 2010-12-23 Housty Oswin E Parallel training of dynamic random access memory channel controllers
US9645866B2 (en) 2010-09-20 2017-05-09 Qualcomm Incorporated Inter-processor communication techniques in a multiple-processor computing platform
US9830288B2 (en) 2011-12-19 2017-11-28 Nvidia Corporation System and method for transmitting graphics rendered on a primary computer to a secondary computer
CN104025065B (zh) * 2011-12-21 2018-04-06 英特尔公司 用于存储器层次察觉的生产者‑消费者指令的装置和方法
US9171348B2 (en) * 2012-01-23 2015-10-27 Google Inc. Rendering content on computing systems
ITRM20120094A1 (it) * 2012-03-14 2013-09-14 Istituto Naz Di Fisica Nuclea Re Scheda di interfaccia di rete per nodo di rete di calcolo parallelo su gpu, e relativo metodo di comunicazione internodale
US9602437B1 (en) * 2012-10-03 2017-03-21 Tracey M. Bernath System and method for accelerating network applications using an enhanced network interface and massively parallel distributed processing
US9582402B2 (en) 2013-05-01 2017-02-28 Advanced Micro Devices, Inc. Remote task queuing by networked computing devices
US10134102B2 (en) * 2013-06-10 2018-11-20 Sony Interactive Entertainment Inc. Graphics processing hardware for using compute shaders as front end for vertex shaders
WO2015130282A1 (en) * 2014-02-27 2015-09-03 Hewlett-Packard Development Company, L. P. Communication between integrated graphics processing units
US10218645B2 (en) * 2014-04-08 2019-02-26 Mellanox Technologies, Ltd. Low-latency processing in a network node
US10331595B2 (en) * 2014-10-23 2019-06-25 Mellanox Technologies, Ltd. Collaborative hardware interaction by multiple entities using a shared queue
US9582463B2 (en) 2014-12-09 2017-02-28 Intel Corporation Heterogeneous input/output (I/O) using remote direct memory access (RDMA) and active message
US9779466B2 (en) * 2015-05-07 2017-10-03 Microsoft Technology Licensing, Llc GPU operation
US10248610B2 (en) * 2015-06-23 2019-04-02 Mellanox Technologies, Ltd. Enforcing transaction order in peer-to-peer interactions
US10445850B2 (en) * 2015-08-26 2019-10-15 Intel Corporation Technologies for offloading network packet processing to a GPU
US10210593B2 (en) * 2016-01-28 2019-02-19 Qualcomm Incorporated Adaptive context switching
US10331590B2 (en) * 2016-06-30 2019-06-25 Intel Corporation Graphics processing unit (GPU) as a programmable packet transfer mechanism
US10410313B2 (en) * 2016-08-05 2019-09-10 Qualcomm Incorporated Dynamic foveation adjustment

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100013839A1 (en) 2008-07-21 2010-01-21 Rawson Andrew R Integrated GPU, NIC and Compression Hardware for Hosted Graphics
US20130069943A1 (en) 2011-09-19 2013-03-21 Qualcomm Incorporated Optimizing resolve performance with tiling graphics architectures

Also Published As

Publication number Publication date
EP3529706A1 (en) 2019-08-28
US10936533B2 (en) 2021-03-02
WO2018075182A1 (en) 2018-04-26
JP6961686B2 (ja) 2021-11-05
KR20190058483A (ko) 2019-05-29
CN109690512A (zh) 2019-04-26
EP3529706B1 (en) 2023-03-22
EP3529706A4 (en) 2020-03-25
CN109690512B (zh) 2023-07-18
US20180107627A1 (en) 2018-04-19
JP2019532427A (ja) 2019-11-07

Similar Documents

Publication Publication Date Title
KR102245247B1 (ko) 트리거된 동작을 이용하는 gpu 원격 통신
CN107077441B (zh) 用于提供使用rdma和主动消息的异构i/o的方法和装置
US9582402B2 (en) Remote task queuing by networked computing devices
US11290392B2 (en) Technologies for pooling accelerator over fabric
US11863469B2 (en) Utilizing coherently attached interfaces in a network stack framework
CN103647807A (zh) 一种信息缓存方法、装置和通信设备
KR20150037943A (ko) 클라우드 프로세스 관리
WO2024217333A1 (zh) 一种基于块存储的io访问方法、装置、电子设备及介质
CN110046050A (zh) 一种核间数据传输的装置和方法
US20120166585A1 (en) Apparatus and method for accelerating virtual desktop
CN105491082A (zh) 远程资源访问方法和交换设备
CN115934625B (zh) 一种用于远程直接内存访问的敲门铃方法、设备及介质
CN112306693A (zh) 数据包的处理方法和设备
CN112799696A (zh) 固件升级方法和相关设备
JP2021022379A (ja) ハードウェアアクセラレータの自律ジョブキューイングシステム
US20250060912A1 (en) Method of submitting work to fabric attached memory
WO2017091963A1 (zh) 一种信息处理方法及装置
CN111857546B (zh) 用于处理数据的方法、网络适配器和计算机程序产品
EP2941711A1 (en) Dma channels
CN116721007B (zh) 任务控制方法、系统及装置、电子设备和存储介质
KR102883804B1 (ko) 전자 장치 및 전자 장치에서 수신된 데이터 패킷을 처리하는 방법
US10951537B1 (en) Adjustable receive queue for processing packets in a network device
US10904163B2 (en) Tunneling data to a data-path chip via a microcontroller unit (MCU)
CN114595080A (zh) 数据处理方法、装置、电子设备及计算机可读存储介质
KR102536943B1 (ko) 데이터 절감 장치, 데이터 절감 방법 및 데이터 절감 장치를 포함하는 시스템

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20190318

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20200921

Comment text: Request for Examination of Application

A302 Request for accelerated examination
PA0302 Request for accelerated examination

Patent event date: 20201026

Patent event code: PA03022R01D

Comment text: Request for Accelerated Examination

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20210128

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20210421

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20210422

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20240417

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20250409

Start annual number: 5

End annual number: 5