KR101528148B1 - Organic light emitting diode display device having for sensing pixel current and method of sensing the same - Google Patents

Organic light emitting diode display device having for sensing pixel current and method of sensing the same Download PDF

Info

Publication number
KR101528148B1
KR101528148B1 KR1020120078520A KR20120078520A KR101528148B1 KR 101528148 B1 KR101528148 B1 KR 101528148B1 KR 1020120078520 A KR1020120078520 A KR 1020120078520A KR 20120078520 A KR20120078520 A KR 20120078520A KR 101528148 B1 KR101528148 B1 KR 101528148B1
Authority
KR
South Korea
Prior art keywords
data
reference
pixels
line
voltage
Prior art date
Application number
KR1020120078520A
Other languages
Korean (ko)
Other versions
KR20140013146A (en
Inventor
이지은
김범식
김승태
하원규
오길환
Original Assignee
엘지디스플레이 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지디스플레이 주식회사 filed Critical 엘지디스플레이 주식회사
Priority to KR1020120078520A priority Critical patent/KR101528148B1/en
Publication of KR20140013146A publication Critical patent/KR20140013146A/en
Application granted granted Critical
Publication of KR101528148B1 publication Critical patent/KR101528148B1/en

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275Details of drivers for data electrodes
    • G09G3/3283Details of drivers for data electrodes in which the data driver supplies a variable data current for setting the current through, or the voltage across, the light-emitting elements
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/006Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/10Intensity circuits
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243Details of the generation of driving signals
    • G09G2310/0251Precharge or discharge of pixel before applying new pixel voltage
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/04Maintaining the quality of display appearance
    • G09G2320/043Preventing or counteracting the effects of ageing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/12Test circuits or failure detection circuits included in a display system, as permanent part thereof
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275Details of drivers for data electrodes
    • G09G3/3291Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements

Abstract

The present invention relates to an OLED display for measuring a pixel current capable of measuring a current of each pixel at a high speed in a simple structure in order to compensate for a luminance deviation between pixels and a pixel current measuring method thereof, The OLED display comprises: a display panel including 2N pixels (N is a natural number) data lines for inputting a data signal and 2N pixels individually connected to the reference line for supplying a reference signal; Division driving the 2N pixels sharing the reference line through the data line and measuring the current of the 2N pixels driven in the time division by a voltage through the common reference line and outputting the data do.

Description

TECHNICAL FIELD [0001] The present invention relates to an organic light emitting diode (OLED) display device for measuring a pixel current, and a method for measuring a pixel current of the OLED display device.

The present invention relates to an organic light emitting diode (OLED) display device, and more particularly to an organic light emitting diode display device for measuring pixel currents capable of measuring a driving current of each pixel with a simple structure in order to compensate for a luminance deviation between pixels, .

OLED (Organic Light Emitting Diode) display devices are self-luminous devices that emit organic light-emitting layers by recombination of electrons and holes. They are expected to be a next generation display device because they have high luminance, low driving voltage and ultra thin film.

Each of the plurality of pixels constituting the OLED display device includes an OLED composed of an organic light emitting layer between the anode and the cathode, and a pixel driving circuit independently driving the OLED. The pixel driving circuit mainly includes a switching thin film transistor (hereinafter referred to as TFT) and a capacitor and a driving TFT. The switching TFT charges the capacitor corresponding to the data signal in response to the scan pulse and controls the magnitude of the current supplied to the OLED according to the magnitude of the voltage charged in the capacitor to control the amount of light emitted from the OLED. The amount of light emission of the OLED is proportional to the current supplied from the driving TFT.

However, in the OLED display device, a characteristic difference such as a threshold voltage (Vth) and a mobility of a driving TFT is generated for each pixel for the reason of process variation and the like, so that the amount of current for driving the OLED is varied, . In general, a difference in characteristics between the initial driving TFTs generates spots and patterns on the screen, and a characteristic difference due to the deterioration of the driving TFTs generated while driving the OLEDs causes a problem that the life of the AMOLED display panel is reduced or after- have.

To solve this problem, prior arts such as U.S. Patent No. 7,834,825 disclose a data compensation method for measuring the current of each pixel and compensating the input data according to the measurement result. However, the prior art uses a method of measuring the current flowing to the power supply line (VDD or VSS line) of the panel while lighting each pixel, so that when the resolution increases, the current measurement time is shortened due to parasitic capacitors existing in parallel to the power supply line There is a problem in that high-speed measurement is difficult.

Although a plurality of current measuring circuits can simultaneously measure the currents of a plurality of pixels and measure them at a high speed, the circuit scale becomes large, which is not realistic. Therefore, in the prior art patent, the characteristic deviation between the initial driving TFTs can be compensated by measuring the deviation of the driving TFTs before the product is shipped. However, the characteristic deviation due to the deterioration of the driving TFTs generated while driving the OLED after the product is shipped, There is a problem that compensation is difficult.

SUMMARY OF THE INVENTION The present invention has been made in order to solve the conventional problems, and it is an object of the present invention to provide an OLED display for measuring a pixel current capable of measuring a current of each pixel at a high speed in a simple structure, And a method for measuring the pixel current thereof.

Another object of the present invention is to provide an OLED display for measuring a pixel current and a method for measuring a pixel current thereof, which can reduce the scale of a circuit for measuring a pixel current for embedding in an OLED display.

In order to solve the above problems, an OLED display device for measuring a pixel current of the present invention shares a reference line for supplying a reference signal, and a 2N (N is a natural number) data line for inputting a data signal and a 2N A display panel including pixels; Division driving the 2N pixels sharing the reference line through the data line and measuring the current of the 2N pixels driven in the time division by a voltage through the common reference line and outputting the data do.

Wherein the data driver drives a 2N time division driving period for 2N pixels sharing the reference line in each of the 2N time division measuring periods, The pixel to be measured is selected, and the remaining pixels are selected through each data line of the remaining pixels.

The data driver selects a data line for measurement by supplying a data voltage for measurement to the data line of the pixel to be measured by driving the pixel to be measured in each time divisional measurement period and supplies a black data voltage or an off voltage to the data line of the remaining pixel And the driving of the remaining pixels is cut off.

Each of the 2N pixels includes a light emitting element, a driving TFT for driving the light emitting element, and a second node connected to the gate electrode of the driving TFT in response to one scan signal of one scan line, A first switching TFT for supplying the first switching TFT; A second switching TFT for supplying a reference signal of the reference line to a second node connected between the driving TFT and the light emitting element in response to another scan signal of another scan line; And a storage capacitor which charges the voltage between the first and second nodes and supplies the charged voltage to the driving voltage of the driving TFT; The first and second switching TFTs of the pixels are turned on so that the first and second nodes are initialized with a data signal from the data line and a reference signal of the reference line respectively A precharge period for precharging the reference line to a precharge voltage in a state in which only the second switching TFT is turned off; A discharge period in which the first and second switching TFTs are turned on to cause a pixel current of the driving TFT to flow to the reference line; And a sampling period for sampling and holding the pixel current of the driving TFT in a saturation voltage of the reference line in the turn-off state of the first and second switching TFTs.

The 2N pixels sharing the reference line include two pixels located on both sides of the shared reference line and connected to the two data lines, respectively, between two adjacent data lines.

Wherein the reference line is branched into N branch reference lines, and 2N pixels sharing the reference line share the N branch reference lines in units of two pixels, respectively, and the two pixels share two adjacent data lines Between the lines, are located on both sides of the shared branch reference line, and are respectively connected to the two data lines.

The first switching TFTs of the two pixels share a first scan line for supplying a first scan signal and the second switching TFTs of the two pixels share a second scan line for supplying a second scan signal.

The first switching TFT of the two pixels shares a first scan line supplying a first scan signal and the second switching TFT of one of the two pixels is connected to a second scan line supplying a second scan signal And the second switching TFT of the two pixels is connected to a third scan line supplying a third scan signal, and each of the second scan signal and the third scan signal has a voltage So as to form a current path between the driving TFT of the pixel to be measured and the common reference line while opening the current path between the driving TFT of the remaining pixel and the common reference.

The data driver includes a first DAC for converting input data into the data signal and outputting the data signal to a data channel separately connected to the data line; A second DAC for converting the input reference data into the reference signal and outputting the reference signal to a reference channel separately connected to the reference line; A sampling and holding unit for sampling the voltage of the reference line through the reference channel, holding the voltage as a measurement voltage, and outputting the held measurement voltage; An ADC for converting the measured voltage from the sampling and holding unit into digital data and outputting the digital data; A first switch for supplying an output of the first DAC to the data channel from the initialization period to the discharge period; A second switch for supplying the output of the second DAC to the reference channel during the initialization period and the discharge period; And a third switch for supplying the precharge voltage to the reference channel in the precharge period; In the sampling period, the first to third switches are turned off.

Wherein the data driver further comprises a multiplexer connected between the reference channel and the sampling and holding unit for selectively connecting at least two reference channels to input channels of the sampling and holding unit, The number of ADCs is equal to the number of output channels of the multiplexer.

The number of the reference lines is one half of the number of the data lines and the number of the reference channels individually connected to the reference lines in the data driver is one half of the number of the data lines.

Wherein the number of the branch reference lines is 1/2 of the number of the data lines and the number of reference channels individually connected to the reference line in the data driver is 1 / 2N of the number of data lines.

A method of measuring a pixel current of an OLED display device according to another embodiment of the present invention is characterized in that the OLED display device shares a reference line for supplying a reference signal and includes 2N (N is a natural number) 2N (N is a natural number) pixel connected to the pixel; Divisionally driving 2N pixels sharing the reference line through the data line in a measurement mode; And measuring and outputting the current of the 2N pixels driven by the time division as a voltage through the shared reference line.

Wherein the driving the 2N pixels by time division drives the measurement period for the 2N pixels in a time division manner by 2N, and each of the 2N time division measurement periods is for driving the 2N pixels through the data lines of the pixels to be measured, Supplying a signal to select and drive the pixel to be measured, and supplying a turn-off voltage through each data line of the remaining pixels to deselect the remaining pixels.

The first and second switching TFTs of the pixels are turned on so that the first and second nodes are initialized with a data signal from the data line and a reference signal of the reference line respectively A precharge period for precharging the reference line to a precharge voltage in a state in which only the second switching TFT is turned off; A discharge period in which the first and second switching TFTs are turned on to cause a pixel current of the driving TFT to flow to the reference line; And a sampling period for sampling and holding the pixel current of the driving TFT in a saturation voltage of the reference line in the turn-off state of the first and second switching TFTs.

The 2N pixels sharing the reference line include two pixels located on both sides of the shared reference line and connected to the two data lines, respectively, between two adjacent data lines; The first switching TFT of the two pixels is turned on from the initialization period to the discharge period in response to the first scan signal and is turned off in the sampling period, 2 in response to the scan signal, and is turned off during the initialization period and the discharge period, and is turned off in the precharge period and the sampling period.

The first switching TFT of the two pixels is turned on from the initialization period to the discharge period in response to the first scan signal and is turned off in the sampling period, 2, and the third scan signal, and is turned off in the precharge period and the sampling period, and the second switching TFT of the pixel to be measured among the two pixels in the discharge period is turned on And the second switching TFT of the remaining pixel is turned off.

Wherein the reference line is branched into N branch reference lines, and 2N pixels sharing the reference line share the N branch reference lines in units of two pixels, respectively, and the two pixels share two adjacent data lines The first switching TFTs of the two pixels are located between the lines and on both sides of the shared branch reference line between the lines and are respectively connected to the two data lines, And the second switching TFTs of the two pixels are turned on in the initialization period and the discharge period in response to the second scan signal, And is turned off in the sampling period.

The data driver driving the data line and the reference line outputs the data signal through the data channel individually connected to the data line in the initialization period and outputs the reference signal to the reference line, Outputting via a separately connected reference channel; Maintaining the output of the data signal of the data channel in the precharge period and outputting the precharge voltage through the reference channel; Outputting the data signal in the data channel in the discharge period and the reference signal in the reference channel; Sampling the current of the time-division driven pixel through the reference channel with a voltage and holding the data signal and the reference signal during the sampling period; And converting the held voltage to digital data and outputting the digital data after the sampling period.

In the sampling period, at least two reference channels through the multiplexer are selectively connected to the input channels for the sampling and holding.

As described above, the OLED display and the pixel current measuring method for measuring the pixel current according to the present invention are characterized in that at least two pixels adjacent in the horizontal direction share a reference line, and at least The reference line number and the reference channel number can be reduced to less than 1/2 of the data line by measuring the reference line and the reference channel by driving the two pixels in a time division manner and sharing characteristics of at least two pixels. Accordingly, as the number of reference lines is reduced, the pixel aperture ratio can be increased as compared with the prior art that does not share the reference line, and the size and number of the data driver ICs Can be reduced.

In addition, the OLED display and the pixel current measuring method for measuring the pixel current according to the present invention can easily measure each pixel current through the data driver at a high speed. Thus, according to the present invention, not only the inspection process before the product shipment but also the measurement mode is inserted every display mode in which the OLED display device is driven after the product is shipped to measure the current of each pixel, Can be measured and compensated for, it is possible to increase the life span and image quality of the OLED display device.

1 is an equivalent circuit diagram showing representative two pixels of an OLED display device for measuring a pixel current according to a first embodiment of the present invention.
2 is a driving waveform diagram of the pixel shown in Fig. 1 in the display mode.
Figs. 3A and 3B are driving waveform diagrams of the pixel shown in Fig. 1 in the measurement mode.
4 is a circuit block diagram schematically showing an OLED display device for measuring pixel current according to the first embodiment of the present invention including the pixel structure shown in FIG.
5 is an equivalent circuit diagram showing representative four pixels of an OLED display device for measuring a pixel current according to a second embodiment of the present invention.
Fig. 6 is a driving waveform diagram of the pixel shown in Fig. 5 in the display mode.
7A to 7D are driving waveform diagrams of the pixel shown in Fig. 5 in the measurement mode.
8 is a circuit block diagram schematically illustrating an OLED display device for measuring a pixel current according to a second embodiment of the present invention including the pixel structure shown in FIG.
9 is an equivalent circuit diagram illustrating exemplary two pixel structures of an OLED display device for measuring pixel current according to a third embodiment of the present invention.
10 is a driving waveform diagram of the pixel shown in Fig. 9 in the display mode.
11A and 11B are driving waveform diagrams of the pixel shown in FIG. 9 in the measurement mode.
12 is an equivalent circuit diagram partially showing an internal configuration of a data driver according to the first embodiment of the present invention shown in FIG.
13 is an equivalent circuit diagram partially showing an internal configuration of a data driver according to a second embodiment of the present invention shown in FIG.

Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.

1 is an equivalent circuit diagram showing a circuit structure of two representative pixels of an OLED display device for measuring pixel current according to a first embodiment of the present invention.

The OLED display device shown in FIG. 1 includes first and second pixels P1 and P2 connected to two adjacent data lines DLn, DLn + 1 and n, respectively, and data lines DLn and DLn + 1), the reference lines (RLm, m is a natural number) shared by the first and second pixels P1 and P2, the data lines DLn and DLn + 1, and the reference line RLm The first and second scan lines SLk1, SLk2, and k shared by the first and second pixels P1 and P2 have a natural number.

The first and second pixels P1 and P2 arranged in the horizontal direction respectively represent the first and second pixel columns that share the reference line RLm. The first and second pixels P1 and P2 are connected to two data lines DLn and DLn + 1 extending in the vertical direction, respectively. One reference line RLm connected in common with the first and second pixels P1 and P2 between the adjacent two data lines DLn and DLn + 1 is positioned in parallel with the data lines DLn and DLn + 1. do. The first and second pixels P1 and P2 have a circuit structure symmetrical about a reference line RLm shared between two adjacent data lines DLn and DLn + 1. The first and second pixels P1 and P2 share the first scan line SLk1 extended in the horizontal direction and share the second scan line SLk2 parallel to the first scan line SLk2.

Each of the first and second pixels P1 and P2 includes an OLED and first and second switching TFTs ST1 and ST2 and a driving TFT DT and a storage capacitor Cst for independently driving the OLED And a pixel circuit.

Each pixel circuit includes first and second scan lines SLk1 and SLk2 for respectively controlling the first and second switching TFTs ST1 and ST2 and a data signal data [ a data line DLn or DLn + 1 for supplying data [n + 1] and a reference signal ref [m] to the second switching TFT ST2, A first power supply line PL1 for supplying a high potential power supply ELVDD to the driver TFT DT and a low potential power supply ELVSS to the cathode of the OLED, And is connected to the second power supply line PL2.

Each pixel circuit is divided into a display mode in which data is displayed through the OLED and a measurement mode in which the characteristics of the driver TFT (DT) of each pixel (P1, P2) are measured. The measurement mode may be executed in the inspection process before shipment of the product, or may be executed whenever necessary between display modes

Specifically, the OLED is connected in series with the driving TFT DT between the first power supply line PL1 and the second power supply line PL2. The OLED has an anode connected to the driving TFT (DT), a cathode connected to the second power supply line (PL2), and a light emitting layer between the anode and the cathode. The light emitting layer includes an electron injection layer, an electron transport layer, an organic light emitting layer, a hole transport layer, and a hole injection layer sequentially stacked between the cathode and the anode. In the OLED, when a positive bias is applied between the anode and the cathode, electrons from the cathode are supplied to the organic light emitting layer via the electron injection layer and the electron transport layer, and holes from the anode are supplied to the organic light emitting layer via the hole injection layer and the hole transport layer do. Accordingly, in the organic light emitting layer, light is generated which is proportional to the amount of current by causing the fluorescent or phosphorescent material to emit by recombination of the supplied electrons and holes.

The first switching TFT ST1 has a gate electrode connected to the first scan line SLk1 and a first electrode connected to the data line DLn or DLn + 1, and a gate electrode of the drive TFT DT and a storage capacitor The second electrode is connected to the first node N1 to which the first electrodes of the first electrodes Cst are commonly connected. The first electrode and the second electrode of the first switching TFT (ST1) become a source electrode and a drain electrode in accordance with the current direction. In the measurement mode and the display mode, the first switching TFT ST1 receives the data signal data [n] or data signal of the data line DLn or DLn + 1 in response to the first scan signal SS1 of the first scan line SLk1, data [n + 1]) to the first node N1.

The second switching TFT ST2 has a gate electrode connected to the second scan line SLk2, a first electrode connected to the reference line RLm, and a first electrode of the driving TFT DT and a first electrode of the storage capacitor Cst And the second electrode is connected to the second node N2 where the second electrode and the anode of the OLED are connected in common. The first electrode and the second electrode of the second switching TFT ST2 become a source electrode and a drain electrode in accordance with the current direction. In the measurement mode and the display mode, the second switching TFT ST2 outputs the reference signal ref [m] of the reference line RLm to the second node RLm in response to the second scan signal SS2 of the second scan line SLk2. And the second switching TFT ST2 is used as an output path between the driving TFT DT and the reference line RLm in the measuring mode.

The storage capacitor Cst is connected between the first node N1 and the second node N2 of the driving TFT DT. The storage capacitor Cst receives the data signal data [n] or data [n + 1] supplied to the first node N1 and the second node N2 in the measurement mode and the display mode, m] and supplies the difference voltage to the drive voltage Vgs of the drive TFT DT.

In the driving TFT DT, a gate electrode is connected to the first node N1, a first electrode is connected to the second node N2, and a second electrode is connected to the high potential power supply line PL1. The first electrode and the second electrode of the driving TFT DT become a source electrode and a drain electrode in accordance with the current direction. In the display mode, the driving TFT DT supplies a current proportional to the driving voltage Vgs supplied from the storage capacitor Cst to the OLED via the second node N2 to emit the OLED. In the measurement mode, the driving TFT DT supplies a current proportional to the driving voltage Vgs supplied from the storage capacitor Cst to the second node N2, and the current supplied to the second node N2 supplies the second The switching TFT ST2 and the reference line RLm.

The first and second pixels P1 and P2 are divided into a display mode and a measurement mode. In the display mode, the first and second pixels P1 and P2 respectively have the brightness corresponding to the data signals data [n] and data [n + 1] supplied through the data lines DLn and DLn + 1, respectively Display. In the measurement mode, the first and second pixels P1 and P2 are driven in a time division manner through the data lines DLn and DLn + 1, respectively, and are supplied to the first and second pixels P1 and P2 through the common reference line RLm, And sequentially outputs the pixel currents representing the characteristics of the driving TFT DT of the driving TFT DT.

As described above, in the OLED display device according to the first embodiment of the present invention, since the first and second pixels P1 and P2 representative of each pixel column share the reference line RLm, the reference line RLm ) Is reduced to 1/2 of the number of data lines (DLn, DLn + 1) equal to the number of pixel columns. Accordingly, the aperture ratio of each pixel P1 and P2 can be made larger than that of a conventional OLED display device in which the number of reference lines in the pixel array region is equal to the number of data lines. Since the number of reference channels of the data driver individually connected to the reference line RLm is reduced to 1/2 of the number of the data lines DLn and DLn + 1 equal to the number of the reference lines RLm, It is possible to reduce the size and the number of units compared with the prior art.

Fig. 2 shows driving waveforms of the first and second pixels P1 and P2 shown in Fig. 1 in the display mode.

Referring to FIG. 2, first and second scan signals SS1 and SS2 are applied to the first and second scan lines SLk1 and SLk2 from the first and second scan drivers, respectively, during a corresponding horizontal period 1H of the display mode. And the data voltages Vdata [n] and Vdata [n] are supplied from the data driver to the data lines DLn and DLn + 1 with the data signals data [n] and data [n + +1]) is supplied from the data driver to the reference line RLm, and the reference voltage Vref is supplied from the data driver to the reference line RLm as the reference signal ref [m]. Accordingly, the first and second switching TFTs ST1 and ST2 of the first and second pixels P1 and P2 are turned on by the gate-on voltages of the first and second scan signals SS1 and SS2 , The storage capacitor Cst receives the data voltages Vdata [n] and Vdata [n + 1] supplied to the first and second nodes N1 and N2 through the first and second switching TFTs ST1 and ST2, And the driving voltage Vgs substantially corresponding to the data voltages Vdata [n] and Vdata [n + 1], respectively. At this time, since a constant reference voltage Vref is supplied to the second node N2, the OLED driving current can be prevented from varying due to the line resistance of the power supply lines PL1 and PL2.

Subsequently, in the remaining horizontal periods of the display mode, the first and second switching TFTs (ST1, ST2) of the first and second pixels (P1, P2) are turned off at the gate offs of the first and second scan signals (SS1, SS2) And the driving TFT DT supplies a current proportional to the driving voltage Vgs charged in the storage capacitor Cst to the OLED so that the OLED emits light.

3A and 3B show drive waveforms of the first and second pixels P1 and P2 shown in FIG. 1 in the measurement mode.

Divisionally driving the first and second pixels P1 and P2 through the respective data lines DLn and DLn + 1 in the measurement mode so that the reference line RLm shared by the first and second pixels P1 and P2, The pixel current representing the characteristics of the driving TFT DT of the first and second pixels P1 and P2 is sequentially measured with a voltage. The measurement period for the first and second pixels P1 and P2 includes a first measurement period for measuring the pixel current of the first pixel P1 and a second measurement period for measuring the pixel current of the second pixel P2, Divisionally driven to a second measurement period for measuring the pixel current of the pixel.

In the first measurement period shown in FIG. 3A, the measurement data voltage Vdata [n] is supplied to the first pixel P1 through the data line DLn as the data signal data [n] The driving TFT DT of the first pixel P1 is driven and the pixel current representing the characteristic of the driving TFT DT of the first pixel P1 is measured as a voltage through the reference line RLm while the data line DLn + A black data voltage Vblack having a minimum data voltage of 0 V is supplied to the second pixel P2 through the first data line DL1 and the data signal data [n + 1] Thereby preventing the driving. At this time, an off voltage capable of preventing driving of the driving TFT DT may be supplied to the data line DLn + 1 instead of the black data voltage Vblack.

In the second measurement period shown in Fig. 3B, the data voltage ([n + 1]) is applied to the second pixel P2 through the data line DLn + 1 as opposed to the first measurement period Vdata [n + 1]) to drive the driving TFT DT of the second pixel P2 and supplies the pixel current (Vdata [n + 1]) indicating the characteristics of the driving TFT DT of the second pixel P2 via the reference line RLm While supplying the black data voltage Vblack or the off voltage to the first pixel P1 as the data signal data [n] through the data line DLn to measure the voltage of the first pixel P1 Driving is prevented by turning off the driving TFT DT.

Specifically, each of the first and second measurement periods shown in FIGS. 3A and 3B includes an initialization period A, a precharge period B, a discharge period C, and a sampling period (D)

The first and second scan signals SS1 and SS2 are applied to the first and second scan lines SLk1 and SLk2 from the first and second scan drivers in the setup period A of the first measurement period shown in FIG. On voltage is supplied to the data line DLn from the data driver and the data voltage Vdata [n] is supplied to the data line DLn + 1 from the data signal data [n] the reference voltage Vref is supplied to the reference line RLm as the reference voltage Vref, and the reference voltage Vref is supplied to the reference line RLm as the reference signal ref [m].

The first and second nodes N1 and N2 of the first pixel P1 are connected to the measurement data voltage Vdata [n] through the first and second switching TFTs ST1 and ST2 and the reference voltage Vref and the storage capacitor Cst charges the voltage Vdata [n] -Vref> Vth larger than the threshold voltage Vth of the driving TFT DT to drive the driving TFT DT.

On the other hand, the first and second nodes N1 and N2 of the second pixel P1 are initialized to the black data voltage Vblack and the reference voltage Vref through the first and second switching TFTs ST1 and ST2 And the storage capacitor Cst is charged with a voltage (Vblack-Vref <Vth) smaller than the threshold voltage Vth of the driving TFT DT, so that the driving TFT DT is turned off and not driven.

Then, in the precharge period B of the first measurement period shown in FIG. 3A, the gate-off voltage is supplied from the second scan driver to the second scan signal SS2 of the second scan line SLk2, The same driving waveform as in the previous initializing period A is applied except that the pre-charge voltage Vpre is supplied from the driver to the reference line Rm.

Thus, in the turn-off state of the second switching TFT ST2, the reference line RLm is precharged to the pre-charge voltage Vpre higher than the reference voltage Vref. The precharge voltage Vpre of the reference line RLm is appropriately adjusted according to the measurement conditions such as the measurement range of the data driver, the data voltage, the characteristics of the driver TFT, and the like.

Next, in the discharge period (C) of the first measurement period shown in FIG. 3A, the gate-on voltage is supplied to the scan signal (SS2) of the second scan line (SLk2) through the scan driver, The same driving waveform as the previous precharge period B is applied except that the precharge voltage Vpre supplied to the precharge period Rm is cut off.

The second switching TFT ST2 whose pixel current of the driving TFT DT of the first pixel P1 is turned on and the second switching TFT ST2 which is outputted via the reference line RLm, The voltage of the reference line RLm rises from the precharge voltage Vpre in proportion to the pixel current of the TFT DT. When the driving voltage Vgs of the storage capacitor Cst reaches the threshold voltage Vth of the driving TFT DT as the voltage of the reference line RLm rises, the voltage of the reference line RLm becomes the data voltage (Vdata [n] -Vth) between Vdata [n] and the threshold voltage Vth of the driving TFT DT.

Next, in the sampling period D of the first measurement period shown in FIG. 3A, the data driver samples the voltage (Vdata-Vth) of the reference line RLm that has reached the saturation state and outputs it as the measurement voltage Vsensing Thereby measuring the voltage proportional to the pixel current of the driving TFT DT of the first pixel P1. At this time, the gate-off voltage Voff is supplied to the first and second scan lines SLk1 and SLk2 with the first and second scan signals SS1 and SS2 and the data line DLn and DLn + The output of the data signals data [n], data [n + 1] to the reference line RLm and the output of the reference signal ref [m] to the reference line RLm are blocked.

In this way, by using the measured voltage Vsensing sampled on the reference line RLm in the sampling period D, that is, the voltage (Vdata-Vth) sampled in the saturation state of the reference line RLm, It is possible to measure (detect) the mobility indicating the characteristics of the driving TFT DT by using the function of detecting the threshold voltage Vth indicating the characteristic of the driving TFT DT and obtaining the current of the driving TFT DT.

The second measurement period shown in FIG. 3B is the same as the first measurement period shown in FIG. 3A except that the data driver supplies the data signal data n (n) to the data line DLn from the setup period A to the discharge period C (Vdata [n + 1]) to the adjacent data line (DLn + 1) by applying the black data voltage Vblack or the off voltage to the data line DLn + The remaining drive waveforms are the same.

The drive TFT DT of the second pixel P2 is driven by the measurement data voltage Vdata [n + 1] in the same manner as the first measurement period described above in the second measurement period, and the reference line RLm (Vdata-Vth) representing the characteristics of the driver TFT (DT) of the second pixel (P2) through a sampling circuit and outputs the sampled voltage (Vsensing). At this time, the driving TFT DT of the first pixel P1 is turned off by the black data voltage Vblack or the off voltage and is not driven.

As described above, the OLED display according to the first exemplary embodiment of the present invention includes first and second pixels P1 and P2 sharing a reference line RLm in a corresponding horizontal period of a measurement mode to the data lines DLn and DLn + 1, it is possible to measure the pixel current representing the characteristics of the driving TFT DT of the two pixels P1 and P2 sequentially output through the common reference line as a voltage. Thus, the number of reference lines RLm can be reduced to 1/2 of the number of data lines DLn and DLn + 1, and the number of reference lines RLm can be reduced to 1/2 of the number of data lines DLn and DLn + 2 &lt; / RTI &gt;

4 is a circuit block diagram schematically showing the configuration of an OLED display device including two pixels P1 and P2 according to the first embodiment shown in Fig.

4 typically includes a display panel 30, data lines DLn to DLn + 3 of the display panel 30, and reference lines RLm and RLm + 1. In addition, the OLED display device shown in FIG. And a data driver 20 for measuring and outputting the pixel currents of the pixels P1 and P2 through a voltage (RLm, RLm + 1).

In addition, the OLED display device includes a first scan driver for driving the first scan lines SLk1 shown in FIG. 1, a second scan driver for driving the second scan lines SLk2, a data driver 30, And a timing controller for controlling the first and second scan drivers.

In the pixel array region of the display panel 30, the pixels P1 and P2 of the first embodiment shown in Fig. 1 are repeatedly arranged in the horizontal direction and the vertical direction. A first pixel column composed of a plurality of first pixels P1 and a second pixel column composed of a plurality of second pixels P2 are arranged between two adjacent data lines DLn and DLn + DLn, and DLn + 1, respectively, and share a reference line RLm located between the first and second pixel columns. A third pixel column composed of a plurality of first pixels P1 and a fourth pixel column composed of a plurality of second pixels P2 are arranged in a matrix form between two neighboring data lines DLn + 2 and DLn + Are connected to the lines DLn + 2 and DLn + 3, respectively, and share the reference line RLm + 1 located between the first and second pixel columns.

The data lines DLn to DLn + 3 are individually connected to the data channels CHn to CHn + 3 of the data driver 20. The reference lines RLm and RLm + 1 are individually connected to the reference channels CHm and CHm + 1 of the data driver 20.

The data driver 20 converts the input data from the timing controller into the analog data signals data [n] to data [n + 3] in the display mode and the measurement mode and supplies them to the data lines DLn to DLn + 3 And also converts the input reference data into reference signals ref [m] and ref [m + 1] and supplies them to the reference lines RLm and RLm + 1 of the display panel 30, respectively. The data driver 20 supplies the external reference voltage Vpre to the reference lines RLm and RLm + 1 in the measurement mode.

The data driver 20 drives the first and second pixels P1 and P2 in a time division manner through the data lines DLn and DLn + 1 in each horizontal period of the measurement mode and the data lines DLn + 2 and DLn Divisionally driving the first and second pixels P1 and P2 through the reference line RLm and the pixel currents of the first and second pixels P1 and P2 sequentially outputted through the reference line RLm, And the pixel currents of the first and second pixels P1 and P2 that are sequentially output through the current source line RLm + 1.

As described above, the OLED display according to the first embodiment of the present invention is characterized in that the first and second pixels P1 and P2, that is, two pixel columns share one reference line RLm or RLm + 1, The number of pixels RLm and RLm + 1 is reduced to 1/2 of the number of data lines DLn to DLn + 3, so that the aperture ratio of each pixel P1 and P2 in the pixel array region is increased. Since the number of reference channels CHm and CHm + 1 of the data driver 20 connected to the reference lines RLm and RLm + 1 is reduced to the same number as the number of the reference pads RPm, .

5 is an equivalent circuit diagram illustrating a representative four pixel structure of an OLED display device for measuring a pixel current according to a second embodiment of the present invention.

The second embodiment shown in FIG. 5 has the same concept as the first embodiment of FIG. 1. However, in comparison with the first embodiment, each reference line RLm is branched into at least two pixels, P1 to P4 share one reference line RLm, the description of the configuration overlapping with that of FIG. 1 will be omitted or briefly described.

Each of the first to fourth pixels P1 to P4 arranged in the horizontal direction in FIG. 5 represents each pixel column. The first to fourth pixels P1 to P4 are connected to the four data lines DLn to DLn + 3 extending in the vertical direction and are connected to the first and second scan lines SLk1 and SLk2 extending in the horizontal direction, Respectively. The reference line RLm includes a first branch reference line RLm1 positioned between the first and second pixels P1 and P2 and commonly connected to the first and second pixels P1 and P2, And branches to the second branch reference line RLm2 which is located between the four pixels P3 and P4 and is commonly connected to the third and fourth pixels P3 and P4. The first and second pixels P1 and P2 have a symmetrical structure with respect to the shared first branch reference line RLm1 and the third and fourth pixels P3 and P4 have a shared second branch reference And symmetrically symmetrical about the line RLm2.

The first and second branch reference lines RLm1 and RLm2 are connected in common to one reference line RLm (or a reference pad) and are connected to one reference channel of the data driver via the reference line RLm. Accordingly, the number of reference channels of the data driver can be reduced to 1/2 of the number of data lines (DLn, DLn + 1) equal to the number of pixel columns, that is,

In the display mode, the first to fourth pixels P1 to P4 display the luminance corresponding to the data signals data [n] to data [n + 3] respectively supplied through the data lines DLn to DLn + 3 do. The first to fourth pixels P1 to P4 are driven in a time division manner through the data lines DLn to DLn + 3 in the measurement mode and the pixel currents of the pixels P1 to P4 are sequentially Output.

5, the number of the first and second branch reference lines RLm1 and RLm2 arranged in the pixel array region is equal to the number of pixel columns in the second embodiment shown in FIG. Can be reduced to 1/2 of the number of data lines (DLn, DLn + 1). In particular, since the second embodiment shown in Fig. 5 shares the same reference channel through the reference line RLm shared by the two branch reference lines RLm1 and RLm2, the number of reference channels of the data driver can be reduced to the number of data lines DLn, DLn + 1). Thus, the size and number of the data driver IC can be further reduced than in the first embodiment.

6 shows driving waveforms of the first to fourth pixels P1 to P4 shown in Fig. 5 in the display mode.

The driving waveform of the display mode according to the second embodiment shown in FIG. 6 is different from the driving waveform of the display mode according to the first embodiment shown in FIG. 2 in that the third and fourth pixels P3 and P4 and Except that a waveform of the data signals (data [n + 2], data [n + 3]) applied to the connected data lines DLn + 2 and DLn + 3 is added. In the display mode, the first to fourth pixels P1 to P4 respectively receive driving voltages (data [n] to data [n + 3]) corresponding to the data signals data [n] to data [n + 3] supplied through the data lines DLn to DLn + Vgs) to display the luminance corresponding to the data signals data [n] to data [n + 3], respectively.

7A to 7D show drive waveforms of the first to fourth pixels P1 to P4 shown in FIG. 5 in the measurement mode.

The driving waveform of the measuring mode according to the second embodiment shown in FIGS. 7A to 7D is different from the driving waveform of the measuring mode according to the first embodiment shown in FIGS. 3A to 3B in that the third and fourth pixels P3, Except that the waveforms of the data signals (data [n + 2], data [n + 3]) applied to the data lines DLn + 2 and DLn + 3 connected to the data lines Do.

In the corresponding horizontal period of the measurement mode, the first through fourth pixels P1 through P4 are time-division-driven while the first through fourth pixels P1 through P4 share the first reference line RLm (reference channel) The pixel current of the driving TFT DT of the first through fourth pixels P1 through P4 is measured with a voltage. In other words, the measurement mode is time-divisionally driven to the first to fourth measurement periods for measuring the characteristics of the first to fourth pixels P1 to P2, respectively, as shown in Figs. 7A to 7D. Each of the first to fourth measurement periods shown in FIGS. 7A to 7D includes an initialization period A, a precharge period B, a discharge period C, and a sampling period D as in FIGS. 3A to 3B .

The data voltage Vdata [n] for measurement is supplied to the first pixel P1 through the data line DLn in the first measurement period of the horizontal period shown in FIG. 7A to drive the first pixel P1 While driving the TFT DT and measuring the pixel current of the driver TFT DT of the first pixel P1 as a voltage through the first branch reference line RLm1 and the reference line RLm, And the black data voltage Vblack (or off voltage) is supplied to the first to fourth pixels P2 to P4 to prevent the driving TFT DT of the second to fourth pixels P2 to P4 from being driven.

The data voltage for measurement Vdata [n + 1] is supplied to the second pixel P2 through the data line DLn + 1 in the second measurement period of each horizontal period shown in Fig. 7B, P2 while driving the TFT TFT of the driving TFT DT of the second pixel P2 through the first branch reference line RLm1 and the reference line RLm, The black data voltage Vblack (or the off voltage) is supplied to the remaining data lines DLn, DLn + 2, and DLn + 3 to supply the driving TFT DT of the first, third, and fourth pixels P1, ) From being driven.

(Vdata [n + 2]) is supplied to the third pixel P3 through the data line DLn + 2 in the third measurement period of each horizontal period shown in Fig. P3 while driving the pixel TFT of the driving TFT DT of the third pixel P3 with the voltage through the second branch reference line RLm2 and the reference line RLm, The black data voltage Vblack (or off voltage) is supplied to the remaining data lines DLn, DLn + 1 and DLn + 3 to supply the driving TFT DT of the first, second and fourth pixels P1, ) From being driven.

The data voltage for measurement Vdata [n + 3] is supplied to the fourth pixel P4 through the data line DLn + 3 in the fourth measurement period of each horizontal period shown in Fig. P4 while driving the pixel TFT of the driving TFT DT of the fourth pixel P4 with the voltage through the second branch reference line RLm2 and the reference line RLm, And the black data voltage Vblack is supplied to the other data lines DLn to DLn + 2 to prevent the driving TFT DT of the first to third pixels P1 to P3 from being driven.

As described above, the OLED display according to the second embodiment of the present invention drives the four pixels P1 to P4 arranged in the horizontal direction in a time division manner through the data lines DLn to DLn + 1, The pixel currents of the driving TFT DT are sequentially measured through the line RLm (i.e., the reference channel) so that the number of the first and second branch reference lines RLm1 and RLm2 is equal to the number of the pixel lines in the pixel array region, (DLn to DLn + 4), and the number of reference channels of the data driver connected to the reference line RLm is reduced to 1/4 of the number of the data lines (DLn to DLn + 4) .

FIG. 8 is a circuit block diagram schematically showing the configuration of an OLED display device including four pixels P1 to P4 according to the second embodiment shown in FIG.

The OLED display device of the second embodiment shown in FIG. 8 differs from the OLED display device of the first embodiment shown in FIG. 4 in that each reference line RLm is branched into at least two to thereby form one reference line RLm and a reference The remaining components are the same except that the channel CHm is shared by at least four adjacent pixel rows in the horizontal direction.

Referring to FIG. 8, the first to second pixels P1 to P4 of the second embodiment shown in FIG. 5 are repeatedly arranged in the vertical direction in the pixel array region of the display panel 130, Are repeatedly arranged. A first pixel column composed of a plurality of first pixels P1 and a second pixel column composed of a plurality of second pixels P2 are connected to two data lines DLn and DLn + 1 between two neighboring data lines DLn and DLn + DLn, and DLn + 1, respectively. A third pixel column composed of a plurality of third pixels P3 and a fourth pixel column composed of a plurality of second pixels P4 are arranged in a matrix form between two adjacent data lines DLn + 2 and DLn + Lines DLn + 2 and DLn + 3, respectively.

The reference line RLm branches to at least two first and second branch reference lines RLm1 and RLm2. The first branch reference line RLm1 is located between the first and second pixel columns and commonly connected to the first and second pixel columns. The second branch reference line RLm2 is located between the third and fourth pixel columns and connected in common with the third and fourth pixel columns.

The data lines DLn to DLn + 3 are individually connected to the data channels CHn to CHn + 3 of the data driver 120. The reference lines RLm (reference pads) shared by the adjacent first and second branch reference lines RLm1 and RLm2 are individually connected to the reference channel CHm of the data driver 120. [

The data driver 120 drives the first to fourth pixels P1 to P4 through the data lines DLn to DLn + 3 in each horizontal period of the measurement mode by time division, and the first and second branch reference lines RLm1 And the first to fourth pixels P1 to P4 sequentially output through the reference line RLm (reference pad) and the reference channel (CHm) shared by the first to fourth pixels P1 to P4.

Accordingly, in the OLED display device according to the second embodiment of the present invention, the number of the branch reference lines RLm1 and RLm2 is equal to the number of the data lines DLn (RLm1 and RLm2) because the two pixel columns in the pixel array region share the branch reference lines RLm1 and RLm2. To DLn + 3, and the aperture ratio of each pixel P1 and P2 in the pixel array region is increased. In particular, the second embodiment differs from the first embodiment in that the two branch reference lines RLm1 and RLm2 share one reference channel CHm through one reference line RLm (reference pad) CHm) is reduced to 1/4 of the number of data lines (DLn to DLn + 3), so that the size and number of the data driver IC can be further reduced than in the first embodiment.

On the other hand, in the above-described second embodiment, only when the reference line RLm (reference pad) separately connected to the reference channel CHm of the data driver 120 branches to the two branch reference lines RLm1 and RLm2 The reference lines RLm (reference pads) may be branched into N (N is a natural number) branch reference lines RLm1 to RLmN, such as three, four, etc. However, the present invention is not limited thereto. Do. In other words, each reference channel CHm of the data driver is commonly connected to 2N pixel columns through N branch reference lines.

For example, when three branch reference lines are commonly connected to each reference channel, if six pixel columns share one reference channel and four branch reference lines are commonly connected to each reference channel, eight pixel columns are connected to one Share the reference channel. However, since the reference line load increases and the measurement time becomes longer as the number of pixel columns sharing each reference channel increases, the number of pixel columns that share each reference channel is 8 or less (N is a natural number of 4 or less ) Is preferable

The data driver can sequentially measure the pixel currents of 2N pixels through each reference channel by driving the 2N pixels sharing each reference channel in each horizontal period of the measurement mode through the 2N data lines through time division. The data driver selects the pixel to be measured by applying the data voltage for measurement through the data line of the pixel to be measured among the 2N pixels sharing the respective reference channels and supplies the black data voltage Off voltage) to select a pixel through the common reference channel. By repeating this measurement operation 2N times, it is sequentially measured through one reference channel sharing 2N pixel currents can do.

9 is an equivalent circuit diagram illustrating exemplary two pixel structures of an OLED display device for measuring pixel characteristics according to a third embodiment of the present invention.

The third embodiment shown in FIG. 9 is the same as the first embodiment shown in FIG. 1, but the second switching TFT ST2 of the first and second pixels P1 and P2, as compared with the first embodiment, And the second and third scan lines SLk2 and SLk3 are connected to the second scan line SLk2 and the third scan line SLk3, respectively. Therefore, the description of the configuration overlapping with FIG. 1 will be omitted or briefly described.

9, the first switching TFT ST1 of the first and second pixels P1 and P2 is commonly connected to the first scan line SLk1 and the second switching TFT ST1 of the first pixel P1 ST2 are connected to the second scan line SLk2 and the second switching TFT ST2 of the second pixel P2 is connected to the third scan line SLk2. The second switching TFT ST2 of the first pixel P1 forms a current path with the reference line RLm by driving the second scan line SLk2 in the measurement mode, The second switching TFT ST2 of the second pixel P2 can form a current path with the reference line RLm. Thus, only one pixel to be measured among the pixels P1 and P2 sharing the reference line RLm is connected to the reference line RLm, and the remaining pixels not to be measured are electrically separated from the reference line RLm. At this time, the data voltage for measurement may be applied only to the pixel to be measured and the black data voltage (or the off voltage) may be applied to the remaining pixels not to be measured, but it is also possible to apply the data voltage for measurement to both pixels.

The first to third scan lines SLk1 to SLk3 are driven by the first to third scan drivers, respectively.

Fig. 10 shows drive waveforms of the first and second pixels P1 and P2 shown in Fig. 9 in the display mode.

The driving waveform of the display mode according to the third embodiment shown in FIG. 10 is different from the driving waveform of the display mode according to the first embodiment shown in FIG. 2 in that the first and second The remaining drive waveforms are the same except that a third scan signal SS3 identical to the scan signals SS1 and SS2 is added.

In the display mode, the first and second pixels P1 and P2 are turned on by the gate-on voltages of the scan signals SS1 to SS3 simultaneously supplied through the first to third scan lines SLk1, SLk2 and SLk3, The storage capacitor Cst is charged with the driving voltage Vgs corresponding to the data signals data [n] and data [n + 1] supplied through the data lines DLn and DLn + Vgs to display the luminance corresponding to the data signals data [n] and data [n + 1], respectively.

Figs. 11A and 11B show drive waveforms of the first and second pixels P1 and P2 shown in Fig. 9 in the measurement mode.

The driving waveform of the measuring mode according to the third embodiment shown in Figs. 11A and 11B is different from the driving waveform of the measuring mode according to the first embodiment shown in Figs. 3A to 3B in that the third scanning line SLk3 And the remaining drive waveforms are the same except that the second and third scan signals SS2 and SS3 alternately supply the gate-on voltage and the gate-off voltage in the discharge period .

In the first measurement period of each horizontal period shown in Fig. 11A, the first scan signal SS1 is applied to the first and second pixels P1 and P2 from the initialization period A to the discharge period C, The first switching TFT ST1 of each pixel P1 and P2 is turned on and the gate-off voltage is applied in the sampling period D to turn off the first switching TFT ST1. The second scan signal SS2 supplies a gate-on voltage to the first pixel P1 in the setup period A and the discharge period C to turn on the second switching TFT ST2 of the first pixel P1. And the gate-off voltage is applied in the pre-charge period B and the sampling period D to turn off the second switching TFT ST2. The third scan signal SS3 supplies the gate-on voltage to the second pixel P2 only in the initializing period A to turn on the second switching TFT ST2 of the second pixel P2, Off voltage from the first switching TFT (B) to the sampling period (D) to turn off the second switching TFT (ST2). The data lines DLn and DLn + 1 are supplied with the data voltages for measurement Vdata [n] and the black data voltages Vblack [n] from the initialization period A to the discharge period C in the first and second pixels P1 and P2, (Or off-state voltage), respectively. In the sampling period D, the data voltage is not supplied.

Thus, in the first measuring period, the driving TFT DT is driven by the measuring data voltage Vdata [n] and the second switching TFT ST2 is driven by the second scanning signal SS2 ) To measure the pixel current of the driver TFT DT of the first pixel P1 by the voltage through the reference line RLm. At this time, in the second pixel P2, the driving TFT DT is turned off by the black data voltage Vblack (or off voltage), and the second switching TFT ST2 is turned off by the third scanning signal SS3 The second pixel P2 is not connected to the reference line RLm by being turned off.

The second measurement period of each horizontal period shown in FIG. 11B is different from the first measurement period of FIG. 11A in that, in the discharge period, the second scan signal SS2 is applied to the first pixel Off voltage is applied to the second switching TFT ST2 of the first pixel P1 and the third scan signal SS3 is applied to the second switching TFT ST2 of the second pixel P2, The black data voltage Vblack and the measurement data voltage Vdata [n] are supplied to the first and second pixels P1 and P2 from the initializing period A to the discharging period C in the first and second pixels DLn and DLn + The remaining drive waveforms are the same except for supplying each.

As a result, in contrast to the first measuring period in the second measuring period, the driving TFT DT is driven by the measuring data voltage Vdata [n] in the second pixel P2, and the second switching TFT ST2 Is turned on by the third scan signal SS3 to measure the pixel current of the drive TFT DT of the second pixel P2 as a voltage through the reference line RLm. At this time, in the first pixel P1, the driving TFT DT is turned off by the black data voltage Vblack (or off voltage), and the second switching TFT ST2 is turned on by the second scan signal SS2 The first pixel P1 is not connected to the reference line RLm by being turned off.

As described above, the OLED display according to the third exemplary embodiment of the present invention includes first and second pixels P1 and P2 sharing a reference line RLm in a corresponding horizontal period of a measurement mode to the data lines DLn and DLn + 1 through the reference line RLm to sequentially measure the pixel current of the driver TFT DT of the first and second pixels P1 and P2 through the reference line RLm.

12 is an equivalent circuit diagram partially showing an internal configuration of the data driver 20 according to the first embodiment of the present invention shown in FIG.

The data driver 20 shown in FIG. 12 includes a first digital-to-analog converter (DAC1) connected individually through the data channels CHn to CHn + 3 and the first switch SW1, A DAC 2 22 connected individually through reference channels CHm and CHm + 1 and a second switch SW2 and a multiplexer connected to the reference channels CHm and CHm + A MUX 23 and a Sampling and Holding unit 24 connected to the MUX 23 and an analog-to-digital converter 24 connected to the S / to-digital converters (ADCs) 25.

The data driver 20 further includes a third switch SW3 individually connected between the supply line of the first precharge voltage Vpre1 for the measurement mode and the reference channel CHm and CHm + 1, A fourth switch SW3 separately connected between the supply line of the precharge voltage Vpre2 and the data channels CHn to CHn + 3, a supply line of the second precharge voltage Vpre2 for the display mode, And a fifth switch SW5 separately connected between the channels CHm and CHm + 1.

In addition, the data driver 20 includes a latch unit for sequentially latching the input data from the timing controller and outputting the latched data to the DAC1 21 and the DAC2 22 simultaneously when the data for one horizontal line is latched, A shift register for sequentially outputting a sampling signal for controlling the latch timing and an output terminal connected to the output terminals of the DAC1 21 and the DAC2 22 or the output terminals of the switches SW1 and SW2 and connected to the output terminals of the DAC1 21 and DAC2 22 And a plurality of output buffers for buffering and outputting the data signals data [n] to data [n + 3] and reference signals ref [m] and ref [m + 1].

DAC1 21 converts the input data into analog data signals data [n] to data [n + 3] in the display mode and the measurement mode and outputs them to the data channels CHn to CHn + 3 via the first switch SW1. Respectively. Data signals (data [n] to data [n + 3]) supplied to the data channels CH1 to CHn are supplied to the data lines, respectively.

The DAC2 22 converts the input data into reference signals ref [m] and ref [m + 1] in the display mode and the measurement mode and outputs the reference signals refm and ref to the reference channels CHm and CHm + 1 via the second switch SW2 Respectively. Reference signals ref [m] and ref [m + 1] supplied to the reference channels CHm and CHm + 1 are supplied to the reference lines, respectively.

The first switch SW1 and the second switch SW2 are turned on in a period of outputting the data signals data [n] to data [n + 3] in the display mode, n] to data [n + 3]), that is, the period from the initialization period A to the discharge period C, and is turned off in the remaining period including the sampling period D.

The third switch SW3 is turned on in the precharge period B of the measurement mode to supply the first precharge voltage Vpre1 for the measurement mode to the reference line through the reference channels CHm and CHm + 1. The third switch SW3 performs a switching operation in a measurement mode opposite to the second switch SW2.

On the other hand, it may be necessary to precharge the data line and the reference line with the second precharge voltage Vpre2 for the display mode in the display mode according to the driving method. In this case, the fourth switch SW4 and the fifth switch SW5 are turned on to turn on the second precharge voltage Vpre2 for the display mode to the data channels CHn to CHn + 3 and the reference channels CHm and CHm + 1) to a data line and a reference line. The fourth switch SW4 and the fifth switch SW5 perform a switching operation opposite to the second switch SW2 in the display mode. The fourth switch SW4 and the fifth switch SW5 may be omitted.

The MUX 23 selectively connects the reference channel (CHm, CHm + 1) to the S / H unit 24 in the measurement mode. Hence, the number of S / H units 24 and the number of ADCs 25 can be reduced from the number of reference channels (CHm, CHm + 1), respectively. The MUX 23 is connected between the reference switch CH6 connected between the reference channel CHm and the input terminal of the S / H unit 24 and the input terminal of the reference channel CHm + 1 and the S / H unit 24, And a selection switch SW7 connected thereto. The selection switch SW6 is turned on when measuring the current of the pixel sharing the reference channel CHm and the selection switch SW7 is turned on when measuring the current of the pixel sharing the reference channel CHm + - Turns on. The selection switches SW6 and SW7 are alternately switched in the sampling period D of the measurement mode. The MUX 23 may be omitted.

The S / H unit 24 includes an input switch SW8 for charging the capacitor Ch with the measurement voltage input from the reference channel CHm, CHm + 1 via the MUX 23, And an output switch SW9 for outputting the voltage to the ADC 25. [

The input switch SW8 is turned on in the same manner as the selection switch SW6 or the selection switch SW7 of the MUX 23 in the sampling period D of the measurement mode to switch the selection switch SW6 from the reference channel CHm The sampling voltage inputted through the sampling switch SW7 is sampled to charge the capacitor Ch or the sampling voltage inputted from the reference channel CHm + 1 through the selection switch SW7 is charged to the capacitor Ch.

The output switch SW9 is turned on when all of the capacitors Ch are charged with the measurement voltage in the sampling period D of the measurement mode and supplies the voltage charged in the capacitor Ch to the ADC 25. [

The ADC 25 converts the measured voltage supplied from the S / H unit 24 into digital measurement data and supplies it to a timing controller (not shown).

A control signal for controlling the switches SW1 to SW9 in the data driver 20 is generated and supplied in the data driver 20 or in the timing controller.

The timing controller controls the data driver 20 and the first and second scan drivers in a measurement mode and a display mode, and supplies data to the data driver 20. The timing controller detects the characteristic deviation according to the pixel current of the driving TFT DT using the measurement data of each pixel measured from the data driver 20 in the measurement mode, and compensates the data. To this end, the timing controller includes a measuring section and a compensating section. The measuring unit and the compensating unit may be provided in the timing controller or may be provided with other circuit components such as a driver IC.

The measuring unit uses a measuring voltage (Vsensing = Vdata-Vth) supplied from the data driver 20 in the measuring mode to compensate for the threshold voltage and mobility deviation of the driving TFT DT according to each pixel current And stores it in the memory. In the display mode, the compensation unit compensates the input data using the compensation value stored in the measurement mode.

Since the measurement voltage Vsensing from the data driver 20 in the measurement mode is proportional to the pixel current of the drive TFT DT of the pixel, the measurement unit uses the measurement voltage Vsensing to drive the drive TFT DT (Vsensing-Vpre) /? T, where Claod is the load of the reference line, and? T is the time from the start point of the sampling period to the sampling point). As described in U.S. Patent No. 7,982,695, the measuring unit uses a function of obtaining the pixel current according to the threshold voltage and the mobility to determine a threshold voltage representing the characteristics of the driving TFT DT and a mobility deviation between pixels The offset value for compensating the detected threshold voltage and the gain value for compensating the mobility deviation are detected as compensation values and stored in the form of a look-up table in the memory.

In the display mode, the compensation unit compensates the input data using the offset value and the gain value of each stored pixel. For example, the compensation unit compensates the input data by multiplying the gain value by the input data voltage and adding the offset value to the input data voltage.

As described above, since the OLED display according to the present invention can easily measure each pixel current through the data driver at a high speed, it is possible to provide a measurement mode for each OLED display device, So as to compensate for the characteristic variation due to deterioration of the driving TFT.

The data driver 20 and the timing controller described above are applied to the first embodiment as well as the remaining embodiments. However, in the data driver 120 applied to the second embodiment, as shown in FIG. 13, the number of DACs and switches connected to the reference channel and the reference channel thereof is reduced by half as compared with the first embodiment.

FIG. 13 is an equivalent circuit diagram partially showing the internal configuration of the data driver 120 according to the second embodiment of the present invention shown in FIG.

The data driver 120 of the second embodiment shown in FIG. 13 is different from the data driver 20 of the first embodiment shown in FIG. 12 in that the number of reference channels of the second embodiment is larger than the number of reference channels of the first embodiment 1/2, and the number of DAC2 and switches SW2, SW3, SW5 connected to the reference channel is reduced, so that the description of the redundant configuration will be omitted.

In the data driver 20 of the first embodiment shown in Fig. 12, two data channels (CHn + 1, CHn + 2) are located between the two reference channels CHm and CHm + 1, In the data driver 120 of the illustrated second embodiment, it is found that four data channels (CHn + 1 to CHn + 4) are located between the two reference channels CHm and CHm + 1 due to the reduction of the number of reference channels have.

As described above, the OLED display device and the pixel current measurement method for measuring the pixel current according to the present invention are characterized in that the 2N pixels adjacent in the horizontal direction share the reference line, and each reference line is shared in each horizontal period in the measurement mode By sequentially driving the 2N pixels through the data lines through the reference line and the reference channel sharing the current of 2N pixels, the number of reference lines and the number of reference channels can be reduced to less than 1/2 of the data lines, respectively have. Accordingly, as the number of the reference lines is reduced, the pixel aperture ratio can be increased compared with the conventional one in which the reference lines are not shared, and the size and number of the data driver ICs are reduced .

In addition, the OLED display and the pixel current measurement method for measuring the pixel current according to the present invention can measure each pixel current at a high speed with a simple configuration through a data driver. Accordingly, in the present invention, not only the inspection process before the product shipment but also the measurement mode is inserted between display modes in which the OLED display device is driven even after the product is shipped, and each pixel current is measured to determine not only the characteristic drift of the initial driving TFT, It is possible to increase the lifetime and image quality of the OLED display device.

While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it is to be understood that the invention is not limited to the disclosed exemplary embodiments, but, on the contrary, And the like. Accordingly, such modifications are deemed to be within the scope of the present invention, and the scope of the present invention should be determined by the following claims.

20, 120: Data driver 30, 130: Display panel
21: DAC1 22: DAC2
23: MUX 24: S / H part
25: ADC

Claims (20)

  1. A display panel including 2N pixels sharing a reference line for supplying a reference signal and connected to 2N (N is a natural number) data line for inputting a data signal, and 2N pixels individually connected;
    Division driving the 2N pixels sharing the reference line through the data line and measuring the current of the 2N pixels driven in the time division by a voltage through the common reference line and outputting the data and,
    Each of the 2N pixels
    A light-
    A driving thin film transistor (hereinafter referred to as TFT) for driving the light emitting element,
    A first switching TFT for supplying a data signal of the data line to a first node connected to a gate electrode of the driving TFT in response to one scan signal of one scan line;
    A second switching TFT for supplying a reference signal of the reference line to a second node connected between the driving TFT and the light emitting element in response to another scan signal of another scan line;
    And a storage capacitor for charging a voltage between the first and second nodes to supply the driving voltage to the driving TFT of the driving TFT;
    When the data driver drives the measurement period for 2N pixels sharing the reference line in a time division manner to 2N, each of the 2N time division measurement periods includes:
    An initialization period in which the first and second switching TFTs of the pixels are turned on to initialize the first and second nodes with a data signal from the data line and a reference signal of the reference line,
    A precharge period for precharging the reference line to a precharge voltage in a state where only the second switching TFT is turned off;
    A discharge period in which the first and second switching TFTs are turned on to cause a pixel current of the driving TFT to flow to the reference line;
    And a sampling period for sampling and holding the pixel current of the driving TFT in a saturation voltage of the reference line in a turn-off state of the first and second switching TFTs. OLED) display device.
  2. delete
  3. The method according to claim 1,
    Wherein the data driver, in each of the time division measurement periods,
    Supplying a data voltage for measurement as the data signal to a data line of a pixel to be measured among the 2N pixels to select the pixel to be measured,
    Wherein a black data voltage or an off voltage is supplied to the data lines of the pixels other than the pixels to be measured out of the 2N pixels as the data signal to deselect the remaining pixels.
  4. delete
  5. The method according to claim 1,
    The 2N pixels sharing the reference line are
    And two pixels located on both sides of the shared reference line between adjacent two data lines and connected to the two data lines, respectively.
  6. The method according to claim 1,
    The reference line is branched into N branch reference lines,
    The 2N pixels sharing the reference line share the N branch reference lines for every two pixels,
    Wherein the two pixels are located on both sides of the shared branch reference line between adjacent two data lines and are respectively connected to the two data lines.
  7. The method according to claim 5 or 6,
    The first switching TFTs of the two pixels share a first scan line for supplying a first scan signal,
    And the second switching TFTs of the two pixels share a second scan line for supplying a second scan signal.
  8. The method of claim 5,
    The first switching TFTs of the two pixels share a first scan line for supplying a first scan signal,
    One of the two pixels is connected to a second scan line for supplying a second scan signal,
    A second switching TFT of the other of the two pixels is connected to a third scan line supplying a third scan signal,
    Each of the second scan signal and the third scan signal supplies a voltage opposite to that of the discharge period only to form a current path between the drive TFT of the pixel to be measured and the shared reference line, And opens the current path between the TFT and the shared reference.
  9. The method according to claim 1,
    The data driver
    A first digital-to-analog converter (hereinafter referred to as DAC) for converting input data into the data signal and outputting the data signal to a data channel individually connected to the data line;
    A second DAC for converting the input reference data into the reference signal and outputting the reference signal to a reference channel separately connected to the reference line;
    A sampling and holding unit for sampling the voltage of the reference line through the reference channel, holding the voltage as a measurement voltage, and outputting the held measurement voltage;
    An analog-to-digital converter (ADC) for converting the measured voltage from the sampling and holding unit into digital data and outputting the digital data;
    A first switch for supplying an output of the first DAC to the data channel from the initialization period to the discharge period;
    A second switch for supplying the output of the second DAC to the reference channel during the initialization period and the discharge period;
    And a third switch for supplying the precharge voltage to the reference channel in the precharge period;
    And the first to third switches are turned off in the sampling period.
  10. The method of claim 9,
    The data driver
    Further comprising a multiplexer connected between the reference channel and the sampling and holding unit for selectively connecting at least two reference channels to input channels of the sampling and holding unit,
    Wherein the number of sampling and holding units and the number of ADCs are equal to the number of output channels of the multiplexer.
  11. The method of claim 5,
    Wherein the number of the reference lines is 1/2 of the number of the data lines,
    Wherein the number of reference channels individually connected to the reference line in the data driver is 1/2 of the number of data lines.
  12. The method of claim 6,
    Wherein the number of the branch reference lines is 1/2 of the number of the data lines,
    Wherein the number of reference channels individually connected to the reference line in the data driver is 1 / 2N of the number of data lines.
  13. A method for measuring each pixel current of an OLED display,
    The OLED display device includes 2N (N is a natural number) pixels connected separately to 2N (N is a natural number) data lines for inputting a data signal and sharing a reference line for supplying a reference signal;
    Divisionally driving a measurement period for 2N pixels sharing the reference line to 2N in a measurement mode;
    And measuring and outputting the current of the 2N pixels driven by the time division as a voltage through the shared reference line,
    Each of the 2N pixels
    A first switching TFT for supplying a data signal of the data line to a first node connected to a gate electrode of the driving TFT in response to one scan signal of one scan line; Wow; A second switching TFT for supplying a reference signal of the reference line to a second node connected between the driving TFT and the light emitting element in response to another scan signal of another scan line; And a storage capacitor for charging a voltage between the first and second nodes to supply the driving voltage to the driving TFT of the driving TFT;
    Each of the 2N time-
    An initialization period in which the first and second switching TFTs of the pixels are turned on to initialize the first and second nodes with a data signal from the data line and a reference signal of the reference line, respectively;
    A precharge period for precharging the reference line to a precharge voltage in a state where only the second switching TFT is turned off;
    A discharge period in which the first and second switching TFTs are turned on to cause a pixel current of the driving TFT to flow to the reference line;
    And a sampling period for sampling and holding the pixel current of the driving TFT in a saturation voltage of the reference line in a turn-off state of the first and second switching TFTs.
  14. 14. The method of claim 13,
    In each time division measurement period,
    A data signal for measurement is supplied as the data signal to the data line of the pixel to be measured among the 2N pixels to select the pixel to be measured and the black data voltage or the off voltage as the data signal is supplied to each data line of the remaining pixels And the remaining pixels are unselected. &Lt; Desc / Clms Page number 19 &gt;
  15. delete
  16. 14. The method of claim 13,
    The 2N pixels sharing the reference line are
    And two pixels located on both sides of the shared reference line and connected to the two data lines, respectively, between two adjacent data lines;
    The first switching TFT of the two pixels is turned on in the initialization period to the discharge period in response to the first scan signal, is turned off in the sampling period,
    And the second switching TFT of the two pixels is turned on in the initialization period and the discharge period in response to a second scan signal and is turned off in the precharge period and the sampling period. Method of measuring pixel current.
  17. 14. The method of claim 13,
    The 2N pixels sharing the reference line are
    And two pixels located on both sides of the shared reference line and connected to the two data lines, respectively, between two adjacent data lines;
    The first switching TFT of the two pixels is turned on in the initialization period to the discharge period in response to the first scan signal, is turned off in the sampling period,
    The second switching TFT of the two pixels is turned on in the initialization period in response to each of the second and third scan signals and is turned off in the precharge period and the sampling period, The second switching TFT of the pixel to be measured among the pixels is turned on and the second switching TFT of the remaining pixels is turned off.
  18. 14. The method of claim 13,
    The reference line is branched into N branch reference lines,
    The 2N pixels sharing the reference line share the N branch reference lines for every two pixels,
    Wherein the two pixels are located on both sides of the shared branch reference line between adjacent two data lines and are respectively connected to the two data lines,
    The first switching TFT of the two pixels is turned on in the initialization period to the discharge period in response to the first scan signal, is turned off in the sampling period,
    And the second switching TFT of the two pixels is turned on in the initialization period and the discharge period in response to a second scan signal and is turned off in the precharge period and the sampling period. Method of measuring pixel current.
  19. 14. The method of claim 13,
    Wherein each of the time-
    In the data driver driving the data line and the reference line,
    Outputting the data signal through the data channel individually connected to the data line in the initialization period and outputting the reference signal through the reference channel individually connected to the reference line;
    Maintaining the output of the data signal of the data channel in the precharge period and outputting the precharge voltage through the reference channel;
    Outputting the data signal in the data channel in the discharge period and the reference signal in the reference channel;
    Sampling the current of the time-division driven pixel through the reference channel with a voltage and holding the data signal and the reference signal during the sampling period;
    And converting the held voltage to digital data and outputting the digital data after the sampling period.
  20. The method of claim 19,
    Wherein at least two reference channels through the multiplexer in said sampling period are selectively connected to the input channels for said sampling and holding.
KR1020120078520A 2012-07-19 2012-07-19 Organic light emitting diode display device having for sensing pixel current and method of sensing the same KR101528148B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020120078520A KR101528148B1 (en) 2012-07-19 2012-07-19 Organic light emitting diode display device having for sensing pixel current and method of sensing the same

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
KR1020120078520A KR101528148B1 (en) 2012-07-19 2012-07-19 Organic light emitting diode display device having for sensing pixel current and method of sensing the same
US13/711,789 US9035976B2 (en) 2012-07-19 2012-12-12 Organic light emitting diode display device for sensing pixel current and pixel current sensing method thereof
DE102012112290.3A DE102012112290B4 (en) 2012-07-19 2012-12-14 Organic light-emitting diode display device for sampling a pixel current and a pixel current sampling method therefor
GB201223069A GB2504163B (en) 2012-07-19 2012-12-20 Organic light emitting diode display device for sensing pixel current and pixel current sensing method thereof
CN201210566816.1A CN103578411B (en) 2012-07-19 2012-12-24 Display device and the method of current sensing pixels for sensing pixel current

Publications (2)

Publication Number Publication Date
KR20140013146A KR20140013146A (en) 2014-02-05
KR101528148B1 true KR101528148B1 (en) 2015-06-12

Family

ID=47682322

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020120078520A KR101528148B1 (en) 2012-07-19 2012-07-19 Organic light emitting diode display device having for sensing pixel current and method of sensing the same

Country Status (5)

Country Link
US (1) US9035976B2 (en)
KR (1) KR101528148B1 (en)
CN (1) CN103578411B (en)
DE (1) DE102012112290B4 (en)
GB (1) GB2504163B (en)

Families Citing this family (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10013907B2 (en) 2004-12-15 2018-07-03 Ignis Innovation Inc. Method and system for programming, calibrating and/or compensating, and driving an LED display
US7619597B2 (en) 2004-12-15 2009-11-17 Ignis Innovation Inc. Method and system for programming, calibrating and driving a light emitting device display
US10012678B2 (en) 2004-12-15 2018-07-03 Ignis Innovation Inc. Method and system for programming, calibrating and/or compensating, and driving an LED display
KR20080032072A (en) 2005-06-08 2008-04-14 이그니스 이노베이션 인크. Method and system for driving a light emitting device display
WO2007118332A1 (en) 2006-04-19 2007-10-25 Ignis Innovation Inc. Stable driving scheme for active matrix displays
CA2556961A1 (en) 2006-08-15 2008-02-15 Ignis Innovation Inc. Oled compensation technique based on oled capacitance
US10319307B2 (en) 2009-06-16 2019-06-11 Ignis Innovation Inc. Display system with compensation techniques and/or shared level resources
US9384698B2 (en) 2009-11-30 2016-07-05 Ignis Innovation Inc. System and methods for aging compensation in AMOLED displays
CA2692097A1 (en) 2010-02-04 2011-08-04 Ignis Innovation Inc. Extracting correlation curves for light emitting device
US9799246B2 (en) 2011-05-20 2017-10-24 Ignis Innovation Inc. System and methods for extraction of threshold and mobility parameters in AMOLED displays
US8576217B2 (en) 2011-05-20 2013-11-05 Ignis Innovation Inc. System and methods for extraction of threshold and mobility parameters in AMOLED displays
EP3547301A1 (en) 2011-05-27 2019-10-02 Ignis Innovation Inc. Systems and methods for aging compensation in amoled displays
US10089924B2 (en) 2011-11-29 2018-10-02 Ignis Innovation Inc. Structural and low-frequency non-uniformity compensation
US8937632B2 (en) 2012-02-03 2015-01-20 Ignis Innovation Inc. Driving system for active-matrix displays
US8922544B2 (en) 2012-05-23 2014-12-30 Ignis Innovation Inc. Display systems with compensation for line propagation delay
DE102012024520B4 (en) * 2012-09-28 2017-06-22 Lg Display Co., Ltd. An organic light-emitting display and method for removing image fouling therefrom
US20140368491A1 (en) * 2013-03-08 2014-12-18 Ignis Innovation Inc. Pixel circuits for amoled displays
EP2779147B1 (en) 2013-03-14 2016-03-02 Ignis Innovation Inc. Re-interpolation with edge detection for extracting an aging pattern for AMOLED displays
US9324268B2 (en) 2013-03-15 2016-04-26 Ignis Innovation Inc. Amoled displays with multiple readout circuits
CN105144274B (en) * 2013-04-23 2017-07-11 夏普株式会社 Display device and the driving current detection method
KR20140127664A (en) * 2013-04-25 2014-11-04 삼성디스플레이 주식회사 Display device and image signal compensating method
KR20150025953A (en) * 2013-08-30 2015-03-11 엘지디스플레이 주식회사 Organic light emitting display device
US10089932B2 (en) * 2013-10-30 2018-10-02 Joled Inc. Method for powering off display apparatus, and display apparatus
US9761170B2 (en) 2013-12-06 2017-09-12 Ignis Innovation Inc. Correction for localized phenomena in an image array
KR20150073340A (en) * 2013-12-23 2015-07-01 엘지디스플레이 주식회사 Organic light emitting display device
KR20150074657A (en) 2013-12-24 2015-07-02 엘지디스플레이 주식회사 Organic light emitting display device
KR20150076033A (en) * 2013-12-26 2015-07-06 엘지디스플레이 주식회사 Organic Light Emitting Display and Image Quality Compensation Method Of The Same
KR20150129931A (en) * 2014-05-12 2015-11-23 엘지디스플레이 주식회사 Organic light emitting diode display and drving method thereof
KR101597037B1 (en) * 2014-06-26 2016-02-24 엘지디스플레이 주식회사 Organic Light Emitting Display For Compensating Electrical Characteristics Deviation Of Driving Element
KR101529005B1 (en) * 2014-06-27 2015-06-16 엘지디스플레이 주식회사 Organic Light Emitting Display For Sensing Electrical Characteristics Of Driving Element
JPWO2015198597A1 (en) * 2014-06-27 2017-04-20 株式会社Joled Display device and driving method thereof
KR20160010804A (en) 2014-07-18 2016-01-28 삼성디스플레이 주식회사 Organic light emitting display device and driving method thereof
CN104157238B (en) * 2014-07-21 2016-08-17 京东方科技集团股份有限公司 The pixel circuit, the driving method of a pixel circuit and a display device
KR20160014139A (en) 2014-07-28 2016-02-11 삼성디스플레이 주식회사 Display substrate, method of manufacturing a display substrate and organic light emitting display device having a display substrate
KR20160017844A (en) * 2014-08-06 2016-02-17 엘지디스플레이 주식회사 Organic light emitting display device
KR20160023971A (en) 2014-08-21 2016-03-04 엘지디스플레이 주식회사 Organic Light Emitting Display Device
KR101577909B1 (en) * 2014-09-05 2015-12-16 엘지디스플레이 주식회사 Degradation Sensing Method of Organic Light Emitting Display
KR20160030652A (en) * 2014-09-11 2016-03-21 엘지디스플레이 주식회사 Organic Light Emitting Display Compensating For A Luminance Variation Due To The Change With Time Of The Drive Element
KR20160034503A (en) 2014-09-19 2016-03-30 삼성디스플레이 주식회사 Orgainic light emitting display and driving method for the same
KR20160035365A (en) * 2014-09-23 2016-03-31 엘지디스플레이 주식회사 Organic light emitting diode display devece
KR20160041097A (en) * 2014-10-06 2016-04-18 엘지디스플레이 주식회사 Organic electro luminescent display device and transitor structure for display device
KR20160043225A (en) * 2014-10-10 2016-04-21 삼성디스플레이 주식회사 Display apparatus and display apparatus controlling method
CN104282269B (en) 2014-10-17 2016-11-09 京东方科技集团股份有限公司 A circuit and method for driving a display apparatus and a display
CN104282270B (en) * 2014-10-17 2017-01-18 京东方科技集团股份有限公司 The gate driving circuit, display circuit and a display apparatus and a driving method
KR20160066107A (en) 2014-12-01 2016-06-10 삼성디스플레이 주식회사 Orgainic light emitting display
US9607549B2 (en) * 2014-12-24 2017-03-28 Lg Display Co., Ltd. Organic light emitting diode display panel and organic light emitting diode display device
KR20160079553A (en) 2014-12-26 2016-07-06 엘지디스플레이 주식회사 Sensing circuit and organic light emitting diode display including the same
KR20160082795A (en) * 2014-12-29 2016-07-11 엘지디스플레이 주식회사 Organic light emitting diode display and drving method thereof
KR20160082785A (en) * 2014-12-29 2016-07-11 엘지디스플레이 주식회사 Organic light emitting diode display and drving method thereof
CA2879462A1 (en) 2015-01-23 2016-07-23 Ignis Innovation Inc. Compensation for color variation in emissive devices
CA2889870A1 (en) 2015-05-04 2016-11-04 Ignis Innovation Inc. Optical feedback system
CA2892714A1 (en) 2015-05-27 2016-11-27 Ignis Innovation Inc Memory bandwidth reduction in compensation system
KR20160141323A (en) * 2015-05-29 2016-12-08 엘지디스플레이 주식회사 Data driver, organic light emitting display panel, organic light emitting display device, and method for driving the organic light emitting display device
KR20170003872A (en) * 2015-06-30 2017-01-10 엘지디스플레이 주식회사 Source driver ic, controller, organic light emitting display panel, organic light emitting display device, and the method for driving the organic light emitting display device
KR20170015750A (en) * 2015-07-31 2017-02-09 삼성디스플레이 주식회사 Pixel and organic light emittng display device including the same
KR20170018135A (en) 2015-08-05 2017-02-16 삼성디스플레이 주식회사 Readout circuit and organic light emitting display device having the same
CA2900170A1 (en) * 2015-08-07 2017-02-07 Gholamreza Chaji Calibration of pixel based on improved reference values
KR20170026972A (en) * 2015-08-31 2017-03-09 엘지디스플레이 주식회사 Organic Light Emitting Display and Method of Driving the same
KR20170055067A (en) * 2015-11-10 2017-05-19 엘지디스플레이 주식회사 Organic Light Emitting Display and Method of Driving the same
CN105304022B (en) * 2015-11-27 2017-11-21 上海天马有机发光显示技术有限公司 One kind of display device amoled
KR20170080969A (en) * 2015-12-31 2017-07-11 엘지디스플레이 주식회사 Display device and timing controller
WO2017147908A1 (en) * 2016-03-04 2017-09-08 北京大学深圳研究生院 Pixel matrix peripheral compensation system, method thereof, and display system
CN105976778B (en) * 2016-07-04 2019-01-11 深圳市华星光电技术有限公司 The data-driven system of liquid crystal display panel
CN106097944A (en) * 2016-08-11 2016-11-09 上海天马有机发光显示技术有限公司 Display panel and threshold detecting method of same
KR20180020359A (en) * 2016-08-17 2018-02-28 엘지디스플레이 주식회사 Display device
CN106297668A (en) * 2016-11-02 2017-01-04 京东方科技集团股份有限公司 Organic LED drive circuit, array substrate and display device
KR20180061935A (en) 2016-11-30 2018-06-08 엘지디스플레이 주식회사 Data Driver and Display Device using the same
CN106710525B (en) * 2017-01-06 2019-02-05 上海天马有机发光显示技术有限公司 Organic light emitting display panel and its driving method, organic light-emitting display device
CN106548752B (en) * 2017-01-25 2019-03-01 上海天马有机发光显示技术有限公司 Organic light emitting display panel and its driving method, organic light-emitting display device
CN106782310B (en) 2017-03-01 2019-09-03 上海天马有机发光显示技术有限公司 A kind of pixel circuit, driving method, display panel and display device
CN107086023A (en) * 2017-05-04 2017-08-22 合肥鑫晟光电科技有限公司 Pixel driving compensation circuit, driving compensation method thereof and display device
CN106940978A (en) * 2017-05-15 2017-07-11 上海天马有机发光显示技术有限公司 Organic illuminating display panel, driving method therefor and organic illuminating display device
CN106940984A (en) * 2017-05-17 2017-07-11 上海天马有机发光显示技术有限公司 Organic illuminating display panel, driving method therefor and organic illuminating display device
CN107093402B (en) 2017-06-02 2019-01-22 深圳市华星光电半导体显示技术有限公司 OLED display panel driving method
CN107195264B (en) * 2017-07-18 2019-07-30 京东方科技集团股份有限公司 Optical detector and its driving method, display panel and display device
CN109473061A (en) * 2017-09-08 2019-03-15 京东方科技集团股份有限公司 Pixel compensation circuit unit, pixel circuit and display device
CN107785403A (en) * 2017-10-30 2018-03-09 武汉天马微电子有限公司 Display panel and display device
CN108806609A (en) * 2018-06-15 2018-11-13 京东方科技集团股份有限公司 A kind of data processing method and its device, medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080018815A (en) * 2006-08-25 2008-02-28 미쓰비시덴키 가부시키가이샤 Tft array substrate, tft array testing method, and display unit
KR20090043301A (en) * 2007-10-29 2009-05-06 엘지디스플레이 주식회사 Organic light emitting display and driving method thereof
US20100214273A1 (en) * 2008-07-04 2010-08-26 Panasonic Corporation Display device and method for controlling the same
KR20120076215A (en) * 2010-12-29 2012-07-09 엘지디스플레이 주식회사 Organic light emitting display device

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4855648B2 (en) 2004-03-30 2012-01-18 グローバル・オーエルイーディー・テクノロジー・リミテッド・ライアビリティ・カンパニーGlobal Oled Technology Llc. Organic EL display device
KR100637164B1 (en) * 2004-06-26 2006-10-20 삼성에스디아이 주식회사 Active matrix type electroluminescence display device
CA2472671A1 (en) 2004-06-29 2005-12-29 Ignis Innovation Inc. Voltage-programming scheme for current-driven amoled displays
US7619597B2 (en) 2004-12-15 2009-11-17 Ignis Innovation Inc. Method and system for programming, calibrating and driving a light emitting device display
WO2007090287A1 (en) 2006-02-10 2007-08-16 Ignis Innovation Inc. Method and system for light emitting device displays
US8199074B2 (en) 2006-08-11 2012-06-12 Chimei Innolux Corporation System and method for reducing mura defects
JP2009258302A (en) 2008-04-15 2009-11-05 Eastman Kodak Co Unevenness correction data obtaining method of organic el display device, organic el display device, and its manufacturing method
KR101491623B1 (en) 2008-09-24 2015-02-11 삼성디스플레이 주식회사 Display device and driving method thereof
JP5278119B2 (en) 2009-04-02 2013-09-04 ソニー株式会社 Driving method of display device
KR101388286B1 (en) 2009-11-24 2014-04-22 엘지디스플레이 주식회사 Organic Light Emitting Diode Display And Driving Method Thereof
KR101056318B1 (en) * 2009-12-31 2011-08-11 삼성모바일디스플레이주식회사 Pixel and organic light emitting display device using same
KR20120078520A (en) 2010-12-31 2012-07-10 임종민 Safety guide light

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080018815A (en) * 2006-08-25 2008-02-28 미쓰비시덴키 가부시키가이샤 Tft array substrate, tft array testing method, and display unit
KR20090043301A (en) * 2007-10-29 2009-05-06 엘지디스플레이 주식회사 Organic light emitting display and driving method thereof
US20100214273A1 (en) * 2008-07-04 2010-08-26 Panasonic Corporation Display device and method for controlling the same
KR20120076215A (en) * 2010-12-29 2012-07-09 엘지디스플레이 주식회사 Organic light emitting display device

Also Published As

Publication number Publication date
US9035976B2 (en) 2015-05-19
KR20140013146A (en) 2014-02-05
US20140022289A1 (en) 2014-01-23
DE102012112290B4 (en) 2016-05-04
CN103578411B (en) 2016-06-29
DE102012112290A1 (en) 2014-01-23
CN103578411A (en) 2014-02-12
GB2504163B (en) 2014-12-03
GB2504163A (en) 2014-01-22
GB201223069D0 (en) 2013-02-06

Similar Documents

Publication Publication Date Title
US8405582B2 (en) Organic light emitting display and driving method thereof
JP4222426B2 (en) Display driving device and a driving method, and a display device and a driving method thereof
US7907137B2 (en) Display drive apparatus, display apparatus and drive control method thereof
JP5240544B2 (en) Display device and driving method thereof, display driving device and driving method thereof
KR101058115B1 (en) Pixel circuit, organic electroluminescent display
JP5010030B2 (en) Display device and control method thereof
KR101206629B1 (en) A pixel driving device, light emitting device, and property parameter acquisition method in a pixel driving device
US8259098B2 (en) Display apparatus and drive control method for the same
US8847939B2 (en) Method of driving and a driver for a display device including an electric current driving element
US8274503B2 (en) Organic light emitting display and method of driving the same
JP6037391B2 (en) Organic light emitting display device and driving method thereof
JP5240542B2 (en) Display driving device and driving method thereof, and display device and driving method thereof
KR101073297B1 (en) Organic Light Emitting Display and Driving Method Thereof
KR101206700B1 (en) A light emitting device and a drive control method for driving a light emitting device
JP5200539B2 (en) Display device and driving method of display device
KR101388286B1 (en) Organic Light Emitting Diode Display And Driving Method Thereof
KR101127582B1 (en) P pixel circuit, organic electro-luminescent display apparatus and controlling method for the same
KR20100039096A (en) Organic light emitting diode display
US9424770B2 (en) Error compensator and organic light emitting display device using the same
US7224303B2 (en) Data driving apparatus in a current driving type display device
US8599224B2 (en) Organic light emitting display and driving method thereof
US8120601B2 (en) Display drive apparatus, display apparatus and drive control method thereof
CN102968954B (en) Organic light emitting diode display device for sensing pixel current and method for sensing pixel current thereof
KR100893482B1 (en) Organic Light Emitting Display and Driving Method Thereof
KR100902238B1 (en) Organic light emitting display and driving method thereof

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E90F Notification of reason for final refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20180515

Year of fee payment: 4

FPAY Annual fee payment

Payment date: 20190515

Year of fee payment: 5