KR100960148B1 - 데이터 프로세싱 회로 - Google Patents
데이터 프로세싱 회로 Download PDFInfo
- Publication number
- KR100960148B1 KR100960148B1 KR1020080042497A KR20080042497A KR100960148B1 KR 100960148 B1 KR100960148 B1 KR 100960148B1 KR 1020080042497 A KR1020080042497 A KR 1020080042497A KR 20080042497 A KR20080042497 A KR 20080042497A KR 100960148 B1 KR100960148 B1 KR 100960148B1
- Authority
- KR
- South Korea
- Prior art keywords
- memory
- control signal
- unit
- signal
- program
- Prior art date
Links
- 238000012545 processing Methods 0.000 title abstract description 24
- 230000015654 memory Effects 0.000 claims abstract description 94
- 230000004044 response Effects 0.000 claims abstract description 15
- 238000000034 method Methods 0.000 claims description 10
- 238000006243 chemical reaction Methods 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- GOSQZULQAKPXLL-OCAPTIKFSA-N 2-[(2r,6s)-6-(carboxymethyl)-4,4-dimethylmorpholin-4-ium-2-yl]acetate Chemical compound C[N+]1(C)C[C@H](CC(O)=O)O[C@H](CC([O-])=O)C1 GOSQZULQAKPXLL-OCAPTIKFSA-N 0.000 description 2
- 101000711846 Homo sapiens Transcription factor SOX-9 Proteins 0.000 description 2
- 102100034204 Transcription factor SOX-9 Human genes 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
- G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
Abstract
Description
Claims (8)
- 동작 제어 신호 및 메모리 제어 신호를 출력하는 제어 유닛과;각각이 상기 메모리 제어 신호에 응답해서 명령을 출력하는 복수의 프로그램 메모리들; 그리고각각이 상기 동작 제어 신호에 응답해서 상기 복수의 프로그램 메모리들로부터의 명령들 중 어느 하나를 선택적으로 수행하는 복수의 연산기들을 포함하되;상기 복수의 연산기들 각각은,상기 동작 제어 신호에 응답해서 메모리 선택 신호를 출력하는 연산 유닛; 그리고상기 메모리 선택 신호에 응답해서 상기 복수의 프로그램 메모리들 중 어느 하나로부터 출력되는 명령을 상기 연산 유닛으로 제공하는 선택기를 포함하고,상기 연산 유닛은 상기 선택기로부터 제공된 명령을 수행하는 것을 특징으로 하는 데이터 프로세싱 회로.
- 삭제
- 제 1 항에 있어서,SIMD(Single Instruction stream Multiple Data stream) 모드일 때 상기 제어 유닛으로부터 출력되는 상기 동작 제어 신호는, SIMD 모드 신호 및 메모리 선택 제어 신호를 포함하는 것을 특징으로 하는 데이터 프로세싱 회로.
- 제 3 항에 있어서,상기 복수의 연산기들 각각의 상기 연산 유닛은,상기 복수의 프로그램 메모리들 중 상기 동작 제어 신호가 지정하는 프로그램 메모리가 선택되도록 상기 메모리 선택 신호를 출력하는 것을 특징으로 하는 데이터 프로세싱 회로.
- 제 1 항에 있어서,MIMD(Multiple Instruction stream Multiple Data stream) 모드일 때 상기 제어 유닛으로부터 출력되는 상기 동작 제어 신호는 MIMD 모드 신호를 포함하는 것을 특징으로 하는 데이터 프로세싱 회로.
- 제 5 항에 있어서,상기 복수의 연산기들 각각의 상기 연산 유닛은,상기 복수의 프로그램 메모리들 중 다음 명령이 저장된 프로그램 메모리에 대한 메모리 정보를 저장하는 메모리 선택 레지스터를 포함하는 것을 특징으로 하는 데이터 프로세싱 회로.
- 제 6 항에 있어서,상기 복수의 연산기들 각각의 상기 연산 유닛은,상기 동작 제어 신호가 상기 MIMD 모드 신호일 때 상기 메모리 선택 레지스터에 저장된 상기 메모리 정보에 대응하는 상기 메모리 선택 신호를 출력하는 것을 특징으로 하는 데이터 프로세싱 회로.
- 제 1 항에 있어서,상기 제어 유닛으로부터 출력되는 상기 메모리 제어 신호는 상기 프로그램 메모리들로부터 읽혀질 명령어가 저장된 어드레스를 포함하는 것을 특징으로 하는 데이터 프로세싱 회로.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080042497A KR100960148B1 (ko) | 2008-05-07 | 2008-05-07 | 데이터 프로세싱 회로 |
US12/204,857 US7814296B2 (en) | 2008-05-07 | 2008-09-05 | Arithmetic units responsive to common control signal to generate signals to selectors for selecting instructions from among respective program memories for SIMD / MIMD processing control |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080042497A KR100960148B1 (ko) | 2008-05-07 | 2008-05-07 | 데이터 프로세싱 회로 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20090116511A KR20090116511A (ko) | 2009-11-11 |
KR100960148B1 true KR100960148B1 (ko) | 2010-05-27 |
Family
ID=41267831
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020080042497A KR100960148B1 (ko) | 2008-05-07 | 2008-05-07 | 데이터 프로세싱 회로 |
Country Status (2)
Country | Link |
---|---|
US (1) | US7814296B2 (ko) |
KR (1) | KR100960148B1 (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102593320B1 (ko) * | 2016-09-26 | 2023-10-25 | 삼성전자주식회사 | 전자 장치, 프로세서 및 그 제어 방법 |
US10725789B2 (en) | 2017-11-22 | 2020-07-28 | Electronics And Telecommunications Research Institute | Data generation device for parallel processing |
FR3074931B1 (fr) * | 2017-12-13 | 2020-01-03 | Vsora | Architectures de processeur |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6272616B1 (en) * | 1998-06-17 | 2001-08-07 | Agere Systems Guardian Corp. | Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths |
US6446191B1 (en) * | 1997-11-07 | 2002-09-03 | Bops, Inc. | Methods and apparatus for efficient synchronous MIMD operations with iVLIW PE-to-PE communication |
US20070226468A1 (en) | 2004-12-03 | 2007-09-27 | On Demand Microelectronics | Arrangements for controlling instruction and data flow in a multi-processor environment |
WO2008023576A1 (fr) * | 2006-08-23 | 2008-02-28 | Nec Corporation | Élément de traitement, système de processeur parallèle en mode mixte, procédé pour élément de traitement, procédé pour processeur parallèle en mode mixte, programme pour élément de traitement, et programme pour processeur parallèle en mode mixte |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CH677194A5 (ko) | 1988-11-02 | 1991-04-30 | Walter Furrer | |
US5418915A (en) * | 1990-08-08 | 1995-05-23 | Sumitomo Metal Industries, Ltd. | Arithmetic unit for SIMD type parallel computer |
US7328314B2 (en) * | 2002-06-19 | 2008-02-05 | Alcatel-Lucent Canada Inc. | Multiprocessor computing device having shared program memory |
JP4594666B2 (ja) | 2004-07-12 | 2010-12-08 | 富士通株式会社 | 再構成可能な演算装置 |
EP1812849B8 (en) | 2004-11-03 | 2011-02-16 | Silicon Hive B.V. | Programmable data processing circuit that supports simd instruction |
WO2006049331A1 (ja) * | 2004-11-05 | 2006-05-11 | Nec Corporation | Simd型並列演算装置、プロセッシング・エレメント、simd型並列演算装置の制御方式 |
KR20090055765A (ko) * | 2007-11-29 | 2009-06-03 | 한국전자통신연구원 | 멀티미디어 데이터 처리를 위한 다중 simd 프로세서 및이를 이용한 연산 방법 |
-
2008
- 2008-05-07 KR KR1020080042497A patent/KR100960148B1/ko active IP Right Grant
- 2008-09-05 US US12/204,857 patent/US7814296B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6446191B1 (en) * | 1997-11-07 | 2002-09-03 | Bops, Inc. | Methods and apparatus for efficient synchronous MIMD operations with iVLIW PE-to-PE communication |
US6272616B1 (en) * | 1998-06-17 | 2001-08-07 | Agere Systems Guardian Corp. | Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths |
US20070226468A1 (en) | 2004-12-03 | 2007-09-27 | On Demand Microelectronics | Arrangements for controlling instruction and data flow in a multi-processor environment |
WO2008023576A1 (fr) * | 2006-08-23 | 2008-02-28 | Nec Corporation | Élément de traitement, système de processeur parallèle en mode mixte, procédé pour élément de traitement, procédé pour processeur parallèle en mode mixte, programme pour élément de traitement, et programme pour processeur parallèle en mode mixte |
Also Published As
Publication number | Publication date |
---|---|
US7814296B2 (en) | 2010-10-12 |
KR20090116511A (ko) | 2009-11-11 |
US20090282223A1 (en) | 2009-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9760373B2 (en) | Functional unit having tree structure to support vector sorting algorithm and other algorithms | |
KR101918464B1 (ko) | 스위즐드 버추얼 레지스터 기반의 프로세서 및 스위즐 패턴 제공 장치 | |
JP2002333978A (ja) | Vliw型プロセッサ | |
JP2006040254A (ja) | リコンフィギュラブル回路および処理装置 | |
JP4485272B2 (ja) | 半導体装置 | |
JP7506086B2 (ja) | データ処理 | |
KR20100092805A (ko) | 재구성 가능한 구조의 프로세서 | |
US8024549B2 (en) | Two-dimensional processor array of processing elements | |
JP6003744B2 (ja) | 演算処理装置及び演算処理方法 | |
KR100960148B1 (ko) | 데이터 프로세싱 회로 | |
US20030097389A1 (en) | Methods and apparatus for performing pixel average operations | |
EP1612694A1 (en) | Processor with a reconfigurable ALU array | |
CN112074810B (zh) | 并行处理设备 | |
US8601236B2 (en) | Configurable vector length computer processor | |
JP2005508554A (ja) | データ操作を利用したデータの計算と処理方法、及び、その装置 | |
JP6378515B2 (ja) | Vliwプロセッサ | |
JP2013161484A (ja) | 再構成可能コンピューティング装置、その第1メモリ制御器及び第2メモリ制御器、並びにそのデバッギング用のトレースデータを処理する方法 | |
JP2009507292A (ja) | 分離したシリアルモジュールを備えるプロセッサアレイ | |
US6981130B2 (en) | Forwarding the results of operations to dependent instructions more quickly via multiplexers working in parallel | |
JP2004503872A (ja) | 共同利用コンピュータシステム | |
JP2014160393A (ja) | マイクロプロセッサ及び演算処理方法 | |
US20060271610A1 (en) | Digital signal processor having reconfigurable data paths | |
KR100896269B1 (ko) | SIMD/SISD/Row/Column 동작을 할 수있는 SIMD 병렬 프로세서 | |
JP2555124B2 (ja) | 画像処理装置 | |
JP3088956B2 (ja) | 演算装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130424 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20140430 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20150427 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20160427 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20180426 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20190425 Year of fee payment: 10 |