KR100745707B1 - plasma display panel - Google Patents

plasma display panel Download PDF

Info

Publication number
KR100745707B1
KR100745707B1 KR1020000033308A KR20000033308A KR100745707B1 KR 100745707 B1 KR100745707 B1 KR 100745707B1 KR 1020000033308 A KR1020000033308 A KR 1020000033308A KR 20000033308 A KR20000033308 A KR 20000033308A KR 100745707 B1 KR100745707 B1 KR 100745707B1
Authority
KR
South Korea
Prior art keywords
electrodes
electrode
plasma display
display panel
discharge
Prior art date
Application number
KR1020000033308A
Other languages
Korean (ko)
Other versions
KR20010113163A (en
Inventor
김봉출
Original Assignee
오리온피디피주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 오리온피디피주식회사 filed Critical 오리온피디피주식회사
Priority to KR1020000033308A priority Critical patent/KR100745707B1/en
Publication of KR20010113163A publication Critical patent/KR20010113163A/en
Application granted granted Critical
Publication of KR100745707B1 publication Critical patent/KR100745707B1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/20—Constructional details
    • H01J11/22—Electrodes, e.g. special shape, material or configuration
    • H01J11/24—Sustain electrodes or scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/298—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels
    • G09G3/2983—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels using non-standard pixel electrode arrangements
    • G09G3/2986—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels using non-standard pixel electrode arrangements with more than 3 electrodes involved in the operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/10—AC-PDPs with at least one main electrode being out of contact with the plasma
    • H01J11/12—AC-PDPs with at least one main electrode being out of contact with the plasma with main electrodes provided on both sides of the discharge space
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2211/00—Plasma display panels with alternate current induction of the discharge, e.g. AC-PDPs
    • H01J2211/20—Constructional details
    • H01J2211/22—Electrodes
    • H01J2211/24—Sustain electrodes or scan electrodes
    • H01J2211/245—Shape, e.g. cross section or pattern

Abstract

본 발명은 플라즈마 표시패널(plasma display panel)에 관한 것으로서, 전면기판 상의 단위 셀 중심부에서 가장자리 쪽으로 갈수록 멀티 X 전극(multi X electrode)과 멀티 Y 전극(multi electrode)의 높이(hight)를 높게 형성함으로써 방전 경로에 따라 벽 전하의 생성량을 증가시켜 방전 공간을 충분히 활용할 수 있도록 하여 패널의 휘도 및 고화질의 화상을 실현할 수 있고, 패널의 수명을 향상시킬 수 있으며 ITO less로 제품의 단가를 낮출 수 있는 기술이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plasma display panel, wherein the height of the multi X electrode and the multi Y electrode is increased from the center of the unit cell on the front substrate toward the edge. A technology that can increase the production of wall charges along the discharge path to make full use of the discharge space to realize the brightness and image quality of the panel, improve the life of the panel, and lower the unit cost of the product with ITO less to be.

Description

플라즈마 표시패널{plasma display panel}Plasma display panel

도 1 은 멀티 전극을 갖는 플라즈마 표시패널의 단위 셀(unit cell)을 도시한 단면도. 1 is a cross-sectional view showing a unit cell of a plasma display panel having multiple electrodes.

도 2 는 종래기술에 따른 플라즈마 표시패널의 셀 구조에서 방전 후 벽 전하가 형성된 것을 도시한 단면도. 2 is a cross-sectional view showing that wall charges are formed after discharge in a cell structure of a plasma display panel according to the related art.

도 3 은 본 발명에 따른 플라즈마 표시패널에서 멀티 전극(multi electrode)을 갖는 단위 셀의 구성회로도. 3 is a circuit diagram illustrating a unit cell having multi electrodes in a plasma display panel according to the present invention;

도 4 는 본 발명에 따른 플라즈마 표시패널의 셀 구조에서 방전 후 벽 전하가 형성된 것을 도시한 단면도. 4 is a cross-sectional view showing that wall charges are formed after discharge in a cell structure of a plasma display panel according to the present invention;

< 도면의 주요 부분에 대한 부호의 설명 ><Description of Symbols for Main Parts of Drawings>

10, 20, 30 : 전면기판 12, 34 : 멀티 Y 전극10, 20, 30: front substrate 12, 34: multi-Y electrode

14, 26, 36 : 유전체막 15, 32 : 멀티 X 전극14, 26, 36: dielectric film 15, 32: multi X electrode

22 : Y 전극 24 : 버스전극22: Y electrode 24: bus electrode

28, 38 : 벽 전하 28, 38: wall charge

본 발명은 평판표시소자의 일종인 플라즈마 표시패널에 관한 것으로서, 특히 면 방전형 플라즈마 표시패널의 셀 구조에서 방전 후 셀 내에 생성되는 벽 전하(wall charge)가 각 전극별로 조절(control)하여 셀 내에 방전공간을 효율적으로 사용할 수 있는 플라즈마 표시패널에 관한 것이다. BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plasma display panel, which is a type of flat panel display device. In particular, in the cell structure of a surface discharge type plasma display panel, a wall charge generated in a cell after discharge is controlled for each electrode in the cell. The present invention relates to a plasma display panel that can efficiently use a discharge space.

최근에는 초고집적 반도체 제조기술과 초고진공 기술이 급속히 발달함에 따라 새로운 형태인 마이크론 크기의 삼극 진공관 소자의 연구가 활기를 띠고 있으며, 이러한 소자를 디스플레이에 응용하여 CRT 와 액정표시장치(liquid crystal display; 이하 LCD라 칭함)의 장점을 갖는 새로운 평판표시소자를 개발하는데 주목하고 있다. In recent years, with the rapid development of ultra-high density semiconductor manufacturing technology and ultra-high vacuum technology, research on new micron-sized triode tube devices has been invigorating. CRT and liquid crystal display (CRT) and liquid crystal displays have been applied to such devices. Attention is directed to developing a new flat panel display device having the advantages of hereinafter referred to as LCD.

그 중 가스 방전을 이용하는 칼라 플라즈마 표시패널 소자는 구동방식이나 구조를 연구하는 단계에서 대량생산에 필요한 수율이나 제조 공정을 연구하는 단계에 이르고 있는 대표적인 평판 소자이다. Among them, a color plasma display panel device using gas discharge is a typical flat panel device that has been studied from a driving method or a structure to a yield and a manufacturing process required for mass production.

AC형 플라즈마 표시패널은 표시측 전면 기판에 유지방전을 위한 X,Y 전극을 배치하고, 반대측의 배면기판에는 데이터 기입을 위한 어드레스 전극과 형광체를 구비하는 두 장의 기판을 봉합하고, 그 내부를 방전 가스로 채워 형성한다. In the AC plasma display panel, X and Y electrodes are disposed on the front substrate on the display side, and two substrates including an address electrode and a phosphor for writing data are sealed on the rear substrate on the opposite side, and the interior is discharged. Formed by filling with gas.

도 1 은 멀티 전극을 갖는 플라즈마 표시패널의 단위 셀(unit cell)을 도시한 단면도로서, 전면기판(10) 상부에 멀티 X 전극(multi X electrode, 15)와 멀티 Y 전극(multi Y electrode, 12)로 구성되는 ITO less 멀티 전극(multi-electrode) 구조를 형성하고, 전체표면 상부에 유전체막(14)을 형성한 것을 도시한다. 1 is a cross-sectional view illustrating a unit cell of a plasma display panel having a multi-electrode, and includes a multi X electrode 15 and a multi Y electrode 12 on the front substrate 10. The ITO less multi-electrode structure formed of () is formed, and the dielectric film 14 is formed on the entire surface.

또한, 도 2 는 종래기술에 따른 플라즈마 표시패널의 셀 구조에서 방전 후 벽 전하가 형성된 것을 도시한 단면도로서, 방전 후 벽 전하(28)가 버스전극(24)이 적층되어 있는 Y 전극(22)에서 버스전극(24)이 적층되어 있지 않은 셀 중심 부분에 집중적으로 발생하여 유효 사용 방전 공간(ⓐ)을 충분히 활용할 수 없다. 2 is a cross-sectional view showing that wall charges are formed after discharge in the cell structure of the plasma display panel according to the related art, in which the wall charges 28 are discharged and the Y electrodes 22 having the bus electrodes 24 stacked thereon. In this case, the bus electrodes 24 are concentrated in the center of the cell where the bus electrodes 24 are not stacked, and thus the effective use discharge space ⓐ cannot be fully utilized.

상기와 같은 플라즈마 표시패널 셀 구조는 유지구간 중에 ITO 전극의 가장자리 부분에 방전 집중 현상이 발생되고, 그에 따른 방전 후 벽 전하(wall charge)도 상기 Y 전극 사이의 빈 공간에 형성되지 않기 때문에 실효 방전 공간을 충분히 활용하지 못하여 패널의 휘도 및 제품 수명을 저하시키는 문제점이 있다. In the plasma display panel cell structure as described above, the discharge concentration phenomenon occurs at the edge portion of the ITO electrode during the sustain period, and thus the wall discharge is not formed in the empty space between the Y electrodes. There is a problem that the brightness and product life of the panel is reduced due to insufficient space.

본 발명은 상기와 같은 문제점을 해결하기 위한 것으로서, 본 발명의 목적은 본 발명은 상기와 같은 문제점을 해결하기 위한 것으로서, 방전 경로에 따라 벽 전하 생성량을 많게 하여 유효 사용 방전 공간을 확보하여 패널의 휘도를 향상시키고, 제품 수명을 연장시킬 수 있는 플라즈마 표시패널을 제공함에 있다. The present invention is to solve the above problems, the object of the present invention is to solve the above problems, by increasing the amount of wall charge generated along the discharge path to ensure the effective use discharge space of the panel The present invention provides a plasma display panel capable of improving luminance and extending product life.

상기와 같은 목적을 달성하기 위한 본 발명에 따른 플라즈마 표시패널은, Plasma display panel according to the present invention for achieving the above object,

소정 거리를 사이에 두고 평행하게 위치한 전면기판과 배면기판, 상기 배면기판 상에 형성되는 복수 개의 격벽과, 상기 각 격벽 사이에 형성되는 어드레스전극과, 상기 어드레스전극 상에 형성되는 유전체층과, 상기 각 격벽사이의 적어도 일부분에 형성되는 형광체층과, 상기 배면기판과 대향하는 상기 전면기판의 대향면에 상기 어드레스전극과 교차하도록 형성되는 X, Y 전극쌍, 상기 어드레스전극과 상기 X, Y전극쌍의 교차점에 형성되는 복수 개의 방전 셀, 상기 전면기판과 배면기판 사이의 방전공간에 밀봉되어 충진되는 방전기체를 포함하는 플라즈마 표시패널에 있어서,
상기 X전극과 Y 전극이 단위 셀에서 각각 복수개로 구비되며,
상기 복수개로 구비되는 X전극과 Y전극의 높이가 상기 단위 셀의 중심부에서 가장자리 쪽으로 갈수록 점차적으로 높은 것을 특징으로 한다.A plurality of barrier ribs formed on the rear substrate, the front substrate and the rear substrate disposed in parallel with a predetermined distance therebetween, an address electrode formed between the barrier ribs, a dielectric layer formed on the address electrodes, A phosphor layer formed on at least a portion of the partition wall, and an X, Y electrode pair formed on the opposite surface of the front substrate facing the back substrate so as to intersect the address electrode, and the address electrode and the X, Y electrode pair A plasma display panel comprising: a plurality of discharge cells formed at intersections, and discharge gases sealed and filled in a discharge space between the front substrate and the rear substrate;
A plurality of X electrodes and Y electrodes are provided in each unit cell,
The heights of the plurality of X electrodes and Y electrodes are gradually increased from the center of the unit cell toward the edge.

이하, 첨부된 도면을 참조하여 본 발명에 따른 플라즈마 표시패널에 대하여 상세히 설명을 하기로 한다. Hereinafter, a plasma display panel according to the present invention will be described in detail with reference to the accompanying drawings.

도 3 은 본 발명에 따른 플라즈마 표시패널에서 멀티 전극(multi electrode)을 갖는 단위 셀의 구성회로도이고, 도 4 는 본 발명에 따른 플라즈마 표시패널의 셀 구조에서 방전 후 벽 전하가 형성된 것을 도시한 단면도이다. FIG. 3 is a circuit diagram illustrating a unit cell having multi electrodes in a plasma display panel according to the present invention. FIG. 4 is a cross-sectional view illustrating wall charges formed after discharge in a cell structure of a plasma display panel according to the present invention. to be.

먼저, 격벽(도시안됨)으로 분리되는 하나의 셀은 멀티 X 전극(X1, X2, X3 : 32)과 멀티 Y 전극(Y1, Y2, Y3 : 34)이 구비되어 있고, 전체표면 상부에 유전체막(36)이 구비되어 있는 전면기판(30)과, 어드레스전극(도시안됨)이 구비되어 있고, 전체표면 상부에 유전체막(도시안됨)이 구비되어 있는 배면기판(도시안됨) 사이에 방전가스가 존재하게 된다. 여기서, 상기 멀티 X 전극(32)의 높이는 X1>X2>X3으로 하고, Y 전극(34)의 높이는 Y1<Y2<Y3로 한다. 상기 멀티 Y 전극(34)과 멀티 X 전극(32)은 2, 4, 5, 6 브랜치(branch)로 형성할 수도 있다.First, one cell separated by a partition (not shown) is provided with multi X electrodes (X1, X2, X3: 32) and multi Y electrodes (Y1, Y2, Y3: 34), and a dielectric film on the entire surface. Discharge gas is provided between the front substrate 30, which is provided with 36, and the rear substrate, which is provided with an address electrode (not shown), and the back substrate (not shown), which is provided with a dielectric film (not shown) on the entire surface. It exists. Here, the height of the multi-X electrode 32 is X1> X2> X3, and the height of the Y electrode 34 is Y1 <Y2 <Y3. The multi Y electrode 34 and the multi X electrode 32 may be formed in 2, 4, 5, 6 branches.

상기 구조는 방전 시 각각의 전극에 Va'>Vb'>Vc'의 전압이 인가되고, 유전체막(36)에 Ca', Cb', Cc'의 캐패시턴스가 생긴다. 상기 캐패시턴스는 Ca'>Cb'>Cc'의 크기를 갖는다. In the above structure, a voltage of Va '> Vb'> Vc 'is applied to each electrode during discharge, and capacitance of Ca', Cb ', and Cc' is generated in the dielectric film 36. The capacitance has a size of Ca '> Cb'> Cc '.

따라서, 방전공간에 인가되는 전압은 다음과 같은 값을 갖는다. Therefore, the voltage applied to the discharge space has the following values.                     

Va'=(1+C0/Ca)-1×VsusVa '= (1 + C0 / Ca) -1 × Vsus

Vb'=(1+C0/Cb)-1×VsusVb '= (1 + C0 / Cb) -1 × Vsus

Vc'=(1+C0/Cc )-1×VsusVc '= (1 + C0 / Cc) -1 × Vsus

(여기서, C0는 가스공간에 의한 캐패시턴스, Ca는 멀티 전극 X1과 Y3에 도포된 유전층에 의한 캐패시턴스, Cb는 멀티 전극 X2과 Y2에 도포된 유전층에 의한 캐패시턴스, Cc는 멀티 전극 X3과 Y1에 도포된 유전층에 의한 캐패시턴스Vsus는 외부인가 전압)Where C0 is the capacitance due to the gas space, Ca is the capacitance due to the dielectric layers applied to the multi-electrodes X1 and Y3, Cb is the capacitance due to the dielectric layer applied to the multi-electrodes X2 and Y2, and Cc is applied to the multi-electrodes X3 and Y1. Capacitance due to the dielectric layer is externally applied voltage)

상기 방전공간에 인가되는 전압은 유전체막(36)의 두께와 캐패시턴스에 의해 조절되므로, 전극의 높이 차이에 의해 유전체막의 두께를 조절할 수 있다. Since the voltage applied to the discharge space is controlled by the thickness and capacitance of the dielectric film 36, the thickness of the dielectric film may be adjusted by the height difference of the electrodes.

상기와 같은 방법을 이용하여 멀티 Y 전극(44) 및 멀티 X 전극(42)은 셀의 중심부에서 가장자리 쪽으로 갈수록 높이를 높게 형성하여 상기 유전체막(46)의 표면상에 형성되는 벽전하(48)를 조절함으로써 셀 내의 유효 사용 방전 공간(ⓑ)을 효율적으로 사용할 수 있다.By using the same method as described above, the multi-Y electrode 44 and the multi-X electrode 42 have a height higher from the center of the cell toward the edges, and thus the wall charges 48 formed on the surface of the dielectric film 46 are formed. The effective use discharge space ⓑ in the cell can be efficiently used by adjusting.

이상에서 설명한 바와 같이, 본 발명에 따른 플라즈마 표시패널은 전면기판 상의 단위 셀 중심부에서 가장자리 쪽으로 갈수록 멀티 X 전극과 멀티 Y 전극의 높이를 높게 형성함으로써 방전 경로에 따라 벽 전하의 생성량을 증가시켜 방전 공간을 충분히 활용할 수 있도록 하여 패널의 휘도 및 고화질의 화상을 실현할 수 있고, 패널의 수명을 향상시킬 수 있으며 ITO less로 제품의 단가를 낮출 수 있는 이점이 있다. As described above, in the plasma display panel according to the present invention, the heights of the multi X electrodes and the multi Y electrodes are increased from the center of the unit cell on the front substrate toward the edge to increase the amount of wall charges generated along the discharge path, thereby increasing the discharge space. By making full use of this, it is possible to realize the brightness and high-quality image of the panel, to improve the life of the panel, and to lower the unit cost of the product with ITO less.

Claims (2)

소정 거리를 사이에 두고 평행하게 위치한 전면기판과 배면기판, 상기 배면기판 상에 형성되는 복수 개의 격벽과, 상기 각 격벽 사이에 형성되는 어드레스전극과, 상기 어드레스전극 상에 형성되는 유전체층과, 상기 각 격벽사이의 적어도 일부분에 형성되는 형광체층과, 상기 배면기판과 대향하는 상기 전면기판의 대향면에 상기 어드레스전극과 교차하도록 형성되는 X, Y 전극쌍, 상기 어드레스전극과 상기 X, Y전극쌍의 교차점에 형성되는 복수 개의 방전 셀, 상기 전면기판과 배면기판 사이의 방전공간에 밀봉되어 충진되는 방전기체를 포함하는 플라즈마 표시패널에 있어서,A plurality of barrier ribs formed on the rear substrate, the front substrate and the rear substrate disposed in parallel with a predetermined distance therebetween, an address electrode formed between the barrier ribs, a dielectric layer formed on the address electrodes, A phosphor layer formed on at least a portion of the partition wall, and an X, Y electrode pair formed on the opposite surface of the front substrate facing the back substrate so as to intersect the address electrode, and the address electrode and the X, Y electrode pair A plasma display panel comprising: a plurality of discharge cells formed at intersections, and discharge gases sealed and filled in a discharge space between the front substrate and the rear substrate; 상기 X전극과 Y 전극이 단위 셀에서 각각 복수개로 구비되며,A plurality of X electrodes and Y electrodes are provided in each unit cell, 상기 복수개의 X전극과 상기 복수개의 Y전극이 각각 전기적으로 공통 접속되는 것을 특징으로 하는 플라즈마 표시패널.And the plurality of X electrodes and the plurality of Y electrodes are electrically connected in common. 제1항에 있어서,The method of claim 1, 상기 복수개로 구비되는 X전극과 Y전극의 높이가 셀의 중심부에서 가장자리 쪽으로 갈수록 점차적으로 높게 형성되는 것을 특징으로 하는 플라즈마 표시패널.And a plurality of heights of the plurality of X electrodes and Y electrodes are gradually increased from the center of the cell toward the edge.
KR1020000033308A 2000-06-16 2000-06-16 plasma display panel KR100745707B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020000033308A KR100745707B1 (en) 2000-06-16 2000-06-16 plasma display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020000033308A KR100745707B1 (en) 2000-06-16 2000-06-16 plasma display panel

Publications (2)

Publication Number Publication Date
KR20010113163A KR20010113163A (en) 2001-12-28
KR100745707B1 true KR100745707B1 (en) 2007-08-03

Family

ID=19672278

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020000033308A KR100745707B1 (en) 2000-06-16 2000-06-16 plasma display panel

Country Status (1)

Country Link
KR (1) KR100745707B1 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10333636A (en) * 1997-03-31 1998-12-18 Mitsubishi Electric Corp Plasma display panel

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10333636A (en) * 1997-03-31 1998-12-18 Mitsubishi Electric Corp Plasma display panel

Also Published As

Publication number Publication date
KR20010113163A (en) 2001-12-28

Similar Documents

Publication Publication Date Title
EP1471026A1 (en) Elevator device
US6255779B1 (en) Color plasma display panel with bus electrode partially contacting a transparent electrode
US7057343B2 (en) Plasma display panel
US6628075B1 (en) Plasma display panel with first and second inner and outer electrodes
KR20000074094A (en) Discharge electrode of plasma display panel
KR100745707B1 (en) plasma display panel
US20050264195A1 (en) Plasma display panel
US6411031B1 (en) Discharge electrodes for a color plasma display panel capable of lowering a discharge voltage
US6847166B2 (en) Plasma display panel with improved brightness and color purity
KR100325454B1 (en) Plasma Display Panel
KR100370071B1 (en) Plasma display panel
JP4016764B2 (en) Plasma display panel
US8081173B2 (en) Plasma display device
WO2007105481A1 (en) Plasma display device
KR100573128B1 (en) Plasma display panel having patterning dielectric layer
KR100418033B1 (en) A Plasma Display Panel
JP2000111883A (en) Liquid crystal display device
KR100366946B1 (en) Plasma Display Panel
KR20040102419A (en) Plasma display panel
KR100226264B1 (en) Manufacture of plasma display panel
KR100326227B1 (en) Plasma Display Panel Device for Radio Frequency
JP4134588B2 (en) Plasma display device
JP2001118520A (en) Gas discharge panel
JP2001006564A (en) Plasma display panel
JP4299922B2 (en) Discharge type display panel and display device

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130620

Year of fee payment: 7

FPAY Annual fee payment

Payment date: 20140630

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee