KR100710531B1 - 범용 리소스 접근 제어기 - Google Patents
범용 리소스 접근 제어기 Download PDFInfo
- Publication number
- KR100710531B1 KR100710531B1 KR1020017006144A KR20017006144A KR100710531B1 KR 100710531 B1 KR100710531 B1 KR 100710531B1 KR 1020017006144 A KR1020017006144 A KR 1020017006144A KR 20017006144 A KR20017006144 A KR 20017006144A KR 100710531 B1 KR100710531 B1 KR 100710531B1
- Authority
- KR
- South Korea
- Prior art keywords
- memory
- command
- resource
- controller
- address
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1621—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by maintaining request order
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Multi Processors (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10893098P | 1998-11-16 | 1998-11-16 | |
US60/108,930 | 1998-11-16 | ||
US09/439,544 | 1999-11-12 | ||
US09/439,544 US6532505B1 (en) | 1999-11-12 | 1999-11-12 | Universal resource access controller |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010086034A KR20010086034A (ko) | 2001-09-07 |
KR100710531B1 true KR100710531B1 (ko) | 2007-04-23 |
Family
ID=26806431
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020017006144A KR100710531B1 (ko) | 1998-11-16 | 1999-11-15 | 범용 리소스 접근 제어기 |
Country Status (6)
Country | Link |
---|---|
JP (1) | JP2004500608A (de) |
KR (1) | KR100710531B1 (de) |
CN (1) | CN1311357C (de) |
DE (1) | DE19983738T1 (de) |
GB (1) | GB2361561B (de) |
WO (1) | WO2000029955A1 (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL137085A (en) | 2000-06-29 | 2004-08-31 | Eci Telecom Ltd | Method for effective utilizing of shared resources in computerized systems |
WO2005006194A2 (en) * | 2003-06-30 | 2005-01-20 | Raytheon Company | Efficient memory controller |
US8856401B2 (en) * | 2003-11-25 | 2014-10-07 | Lsi Corporation | Universal controller for peripheral devices in a computing system |
CN100445954C (zh) * | 2004-12-25 | 2008-12-24 | 鸿富锦精密工业(深圳)有限公司 | 控管服务使用资源的系统及方法 |
JP5414350B2 (ja) * | 2009-05-08 | 2014-02-12 | キヤノン株式会社 | メモリ制御回路、及び、その制御方法 |
DE102010047718A1 (de) * | 2010-10-07 | 2012-04-12 | Infineon Technologies Ag | Vorrichtung und Verfahren zum Formatieren und Vorauswählen von Trace Daten |
KR102453193B1 (ko) * | 2013-05-16 | 2022-10-11 | 어드밴스드 마이크로 디바이시즈, 인코포레이티드 | 영역-특정 메모리 액세스 스케줄링을 가진 메모리 시스템 |
US10394711B2 (en) * | 2016-11-30 | 2019-08-27 | International Business Machines Corporation | Managing lowest point of coherency (LPC) memory using a service layer adapter |
KR102540964B1 (ko) * | 2018-02-12 | 2023-06-07 | 삼성전자주식회사 | 입출력 장치의 활용도 및 성능을 조절하는 메모리 컨트롤러, 애플리케이션 프로세서 및 메모리 컨트롤러의 동작 |
CN112699067B (zh) * | 2021-01-04 | 2024-05-14 | 瑞芯微电子股份有限公司 | 一种指令寻址方法及装置 |
CN114896059A (zh) * | 2022-04-26 | 2022-08-12 | Oppo广东移动通信有限公司 | 资源访问方法、芯片及设备 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4354225A (en) * | 1979-10-11 | 1982-10-12 | Nanodata Computer Corporation | Intelligent main store for data processing systems |
US4803623A (en) * | 1986-10-31 | 1989-02-07 | Honeywell Bull Inc. | Universal peripheral controller self-configuring bootloadable ramware |
JPH04354225A (ja) * | 1991-05-31 | 1992-12-08 | Nec Corp | 交換システムの装置間通信制御方式 |
JP4803623B2 (ja) * | 2001-07-04 | 2011-10-26 | 旭サナック株式会社 | エアースプレイハンドガン |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5878240A (en) * | 1995-05-11 | 1999-03-02 | Lucent Technologies, Inc. | System and method for providing high speed memory access in a multiprocessor, multimemory environment |
-
1999
- 1999-11-15 CN CNB998156523A patent/CN1311357C/zh not_active Expired - Lifetime
- 1999-11-15 DE DE19983738T patent/DE19983738T1/de not_active Ceased
- 1999-11-15 JP JP2000582896A patent/JP2004500608A/ja active Pending
- 1999-11-15 GB GB0111925A patent/GB2361561B/en not_active Expired - Fee Related
- 1999-11-15 WO PCT/US1999/026994 patent/WO2000029955A1/en active IP Right Grant
- 1999-11-15 KR KR1020017006144A patent/KR100710531B1/ko not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4354225A (en) * | 1979-10-11 | 1982-10-12 | Nanodata Computer Corporation | Intelligent main store for data processing systems |
US4803623A (en) * | 1986-10-31 | 1989-02-07 | Honeywell Bull Inc. | Universal peripheral controller self-configuring bootloadable ramware |
JPH04354225A (ja) * | 1991-05-31 | 1992-12-08 | Nec Corp | 交換システムの装置間通信制御方式 |
JP4803623B2 (ja) * | 2001-07-04 | 2011-10-26 | 旭サナック株式会社 | エアースプレイハンドガン |
Non-Patent Citations (2)
Title |
---|
04354225 * |
04803623 * |
Also Published As
Publication number | Publication date |
---|---|
GB2361561A (en) | 2001-10-24 |
KR20010086034A (ko) | 2001-09-07 |
WO2000029955A9 (en) | 2000-10-26 |
CN1311357C (zh) | 2007-04-18 |
GB0111925D0 (en) | 2001-07-04 |
WO2000029955A8 (en) | 2000-09-14 |
JP2004500608A (ja) | 2004-01-08 |
DE19983738T1 (de) | 2002-03-14 |
CN1354854A (zh) | 2002-06-19 |
WO2000029955A1 (en) | 2000-05-25 |
GB2361561B (en) | 2003-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100667384B1 (ko) | 공유 리소스(shared resource)로 접근의 우선순위화 제어기 장치 및 그 방법 | |
KR100716346B1 (ko) | 다른 시간에서의 메모리 접근 실행 시 데이터 버스 상의데이터 충돌 감지 장치 및 방법 | |
KR100679362B1 (ko) | 메모리 요청 재정렬에 의해 버스 이용도를 향상시키는메모리 제어기 | |
US6526484B1 (en) | Methods and apparatus for reordering of the memory requests to achieve higher average utilization of the command and data bus | |
US6587894B1 (en) | Apparatus for detecting data collision on data bus for out-of-order memory accesses with access execution time based in part on characterization data specific to memory | |
US6374323B1 (en) | Computer memory conflict avoidance using page registers | |
US6510474B1 (en) | Methods and apparatus for re-reordering command and data packets in order to restore an original order of out-of-order memory requests | |
US7660951B2 (en) | Atomic read/write support in a multi-module memory configuration | |
KR100898710B1 (ko) | Dram 기반의 랜덤 액세스 메모리 서브시스템에서 트리메모리 액세스에 대한 퍼포먼스를 향상시키기 위한다중-뱅크 스케쥴링 | |
US6286075B1 (en) | Method of speeding up access to a memory page using a number of M page tag registers to track a state of physical pages in a memory device having N memory banks where N is greater than M | |
US6532505B1 (en) | Universal resource access controller | |
US6378049B1 (en) | Universal memory controller | |
KR100710531B1 (ko) | 범용 리소스 접근 제어기 | |
US6836831B2 (en) | Independent sequencers in a DRAM control structure | |
US12073114B2 (en) | Stacked command queue | |
JP3444154B2 (ja) | メモリアクセス制御回路 | |
US6539440B1 (en) | Methods and apparatus for prediction of the time between two consecutive memory accesses | |
KR100328726B1 (ko) | 메모리 엑세스 시스템 및 그 제어방법 | |
US20040059880A1 (en) | Low latency memory access method using unified queue mechanism | |
US20050027942A1 (en) | Interleave pre-checking in front of shared caches with pipelined access | |
JPH1131072A (ja) | メモリ先行ロード装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130404 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20140403 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20160318 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20170317 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |