KR100477137B1 - Flat Drive Liquid Crystal Display - Google Patents

Flat Drive Liquid Crystal Display Download PDF

Info

Publication number
KR100477137B1
KR100477137B1 KR1019970080206A KR19970080206A KR100477137B1 KR 100477137 B1 KR100477137 B1 KR 100477137B1 KR 1019970080206 A KR1019970080206 A KR 1019970080206A KR 19970080206 A KR19970080206 A KR 19970080206A KR 100477137 B1 KR100477137 B1 KR 100477137B1
Authority
KR
South Korea
Prior art keywords
substrate
liquid crystal
alignment
residual
alignment film
Prior art date
Application number
KR1019970080206A
Other languages
Korean (ko)
Other versions
KR19990059988A (en
Inventor
김남흥
김경현
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Priority to KR1019970080206A priority Critical patent/KR100477137B1/en
Publication of KR19990059988A publication Critical patent/KR19990059988A/en
Application granted granted Critical
Publication of KR100477137B1 publication Critical patent/KR100477137B1/en

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1337—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers
    • G02F1/133753—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers with different alignment orientations or pretilt angles on a same surface, e.g. for grey scale or improved viewing angle
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134363—Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Geometry (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Liquid Crystal (AREA)

Abstract

평면 구동 방식 액정 표시 장치의 두 기판의 안쪽에 서로 다른 배향막을 형성한다. 전극이 형성되어 있는 쪽 기판에는 반대쪽 기판에 비해 경도가 높고 전기 저항이 높은 배향막을 사용하며, 양쪽 기판에 동일한 배향막을 사용했을 때 두 배향막 중 더 낮은 잔류-직류 전압을 발생시키는 배향막을 전극이 형성되어 있는 쪽 기판에 형성하고, 반대쪽 기판에는 더 높은 잔류-직류 전압을 발생시키는 배향막을 형성한다.Different alignment layers are formed inside two substrates of the planar driving liquid crystal display. The substrate on which the electrode is formed uses an alignment film having a higher hardness and higher electrical resistance than the substrate on the opposite substrate, and when the same alignment film is used on both substrates, the electrode forms an alignment film that generates the lower residual-direct voltage of the two alignment films. It is formed on the substrate on the one side, and the alignment film for generating a higher residual-direct voltage is formed on the opposite substrate.

Description

평면 구동 방식 액정 표시 장치Flat Drive Liquid Crystal Display

이 발명은 평면 구동 방식 액정 표시 장치에 관한 것이며, 더 자세하게는 잔상을 감소시킬 수 있는 평면 구동 방식 액정 표시 장치에 관한 것이다.The present invention relates to a flat drive type liquid crystal display device, and more particularly, to a flat drive type liquid crystal display device capable of reducing an afterimage.

일반적으로 액정 표시 장치는 안쪽 면에 전극이 형성되어 있는 두 기판과 두 기판 사이에 주입되어 있는 액정 물질로 이루어져 있으며, 액정 물질의 배향을 조절하기 위한 배향막이 두 기판의 안쪽면에 형성되어 있다.In general, a liquid crystal display device includes two substrates having electrodes formed on an inner surface thereof and a liquid crystal material injected between the two substrates, and an alignment layer for controlling the alignment of the liquid crystal materials is formed on the inner surfaces of the two substrates.

배향막에 있어서 요구되는 특성은 안정한 배향층을 형성하는 것 외에 배향막이 액정층과 계면에서 접촉하고 있기 때문에 높은 전압 유지율, 잔류-직류 전압의 발생이 없을 것 등이 요구된다. The characteristics required for the alignment film are not only to form a stable alignment layer but also to have a high voltage retention and no generation of residual-direct voltage since the alignment film is in contact with the liquid crystal layer at the interface.

액정 표시 장치의 화상 신호는 대칭적인 파형이지만 박막 트랜지스터의 게이트-드레인간의 기생 용량 때문에 액정에 인가되는 전압이 비대칭이 된다. 비대칭 파형으로 액정을 구동하면 깜박거림(flicker)이 발생할 뿐만 아니라, 비대칭적인 파형이 장시간 인가되면 잔류-직류 전압이 발생하며 이는 잔상의 원인이 된다. 따라서 잔상이 없는 고품위 표시를 얻기 위해서는 잔류-직류 전압이 발생하지 않는 배향막을 형성하는 것이 필요하다. Although the image signal of the liquid crystal display is a symmetrical waveform, the voltage applied to the liquid crystal becomes asymmetrical due to the parasitic capacitance between the gate and the drain of the thin film transistor. When the liquid crystal is driven with an asymmetric waveform, not only flicker occurs, but when the asymmetric waveform is applied for a long time, residual-DC voltage is generated, which causes afterimages. Therefore, in order to obtain high quality display without afterimage, it is necessary to form an alignment film in which residual-direct voltage does not occur.

이 발명이 이루고자 하는 과제는 평면 구동 방식 액정 표시 장치에서 잔상을 줄이는 것이다.SUMMARY OF THE INVENTION An object of the present invention is to reduce afterimages in a flat panel type liquid crystal display.

이와 같은 과제를 해결하기 위하여 본 발명에서는 평면 구동 방식 액정 표시 장치의 두 기판의 안쪽에 서로 다른 배향막을 형성한다.In order to solve the above problems, in the present invention, different alignment layers are formed inside two substrates of the planar driving liquid crystal display.

양쪽 기판에 동일한 배향막을 사용하여 잔류-직류 전압을 측정했을 때, 두 배향막 중 더 낮은 잔류-직류 전압을 발생시키는 배향막을 전극이 형성되어 있는 쪽 기판에 형성하고, 반대쪽 기판에는 더 높은 잔류-직류 전압을 발생시키는 배향막을 형성할 수 있다. When the residual-DC voltage is measured using the same alignment film on both substrates, an alignment film that generates the lower residual-DC voltage of the two alignment films is formed on the substrate on which the electrode is formed, and on the opposite substrate, the higher residual-DC voltage. An alignment film that generates a voltage can be formed.

그리고, 전극이 형성되어 있는 쪽 기판에는 반대쪽 기판에 비해 경도가 높고 전기 저항이 높은 배향막을 사용할 수 있다. An alignment film having a higher hardness and higher electrical resistance than the substrate on the other side can be used for the substrate on which the electrode is formed.

이제 본 발명의 실시예에 대하여 첨부한 도면을 참고로 하여 상세히 설명한다. Embodiments of the present invention will now be described in detail with reference to the accompanying drawings.

도 1은 본 발명의 실시예에 따른 평면 구동 방식 액정 표시 장치의 단면도이다. 1 is a cross-sectional view of a flat driving type liquid crystal display device according to an exemplary embodiment of the present invention.

도 1에 나타난 바와 같이, 아래쪽의 투명한 절연 기판(10)에는 스위칭 소자인 박막 트랜지스터(14)와 두 전극, 즉 모든 화소에 동일한 신호를 전달하는 공통 전극(11)과 화소별로 다른 화상 신호를 전달하는 화소 전극(12)이 형성되어 있다. 박막 트랜지스터(14)와 두 전극(11, 12)은 보호막(13)으로 덮여 있으며, 보호막(13) 위에는 배향막(31)이 형성되어 있다. 위쪽 기판(20)에는 아래쪽 기판(10)의 박막 트랜지스터(14)가 형성되어 있는 영역에 대응하는 부분에 블랙 매트릭스(21)가 형성되어 있고, 화소 영역에는 컬러 필터(22)가 형성되어 있다. 블랙 매트릭스(21)와 컬러 필터(22) 위에는 배향막(32)이 형성되어 있다. 두 배향막(31, 32) 사이에는 액정 물질이 주입되어 있는 액정 물질층(40)이 형성되어 있다. As shown in FIG. 1, the lower transparent insulating substrate 10 transmits a thin film transistor 14, which is a switching element, a common electrode 11 that transmits the same signal to both electrodes, and a different image signal for each pixel. The pixel electrode 12 is formed. The thin film transistor 14 and the two electrodes 11 and 12 are covered with the protective film 13, and the alignment film 31 is formed on the protective film 13. In the upper substrate 20, a black matrix 21 is formed in a portion corresponding to a region where the thin film transistor 14 of the lower substrate 10 is formed, and a color filter 22 is formed in the pixel region. The alignment layer 32 is formed on the black matrix 21 and the color filter 22. The liquid crystal material layer 40 into which the liquid crystal material is injected is formed between the two alignment layers 31 and 32.

여기에서, 아래 배향막(31)과 위 배향막(32)은 서로 다른 물질로 이루어져 있다. Here, the lower alignment layer 31 and the upper alignment layer 32 are made of different materials.

도 2에는 여러 종류의 배향막을 아래 위 기판에 형성하여 잔류-직류 이온 전압 발생량을 측정한 그래프가 나타나 있다. 이 그래프는 처음 1분간 3 V의 교류 전압을 인가한 후, 다시 7 V의 직류 전압을 인가하여 잔류-직류 이온 전압 발생량을 시간에 따라 나타낸 것이다. 2 shows a graph in which various types of alignment layers are formed on the upper and lower substrates, and the residual-DC ion voltage generation amount is measured. This graph shows the amount of residual DC voltage generated over time by applying an alternating voltage of 3 V for the first 1 minute and then applying a DC voltage of 7 V again.

⑦선 및 ⑧선과 ⑨선 및 ⑩선은 동일한 배향막을 아래 위 기판 모두에 사용한 경우를 나타낸다. ⑦선 및 ⑧선의 결과가 ⑨선 및 ⑩선보다 더 낮은 잔류-직류 이온 전압 발생을 나타내고 있으며, ①선, ②선, ③선은 ⑦선과 ⑧선의 결과를 나타낸 낮은 잔류-직류 이온 전압을 발생시키는 배향막을 위 기판에 형성하고, ⑨선과 ⑩선의 결과를 나타낸 높은 잔류-직류 이온 전압을 발생시키는 배향막을 아래 기판에 형성한 경우를 나타낸다. 반대로 ④선, ⑤선, ⑥선은 ⑦선과 ⑧선의 결과를 나타낸 낮은 잔류-직류 이온 전압을 발생시키는 배향막을 전극이 형성되어 있는 아래쪽 기판에 형성하고, ⑨선과 ⑩선의 결과를 나타낸 높은 잔류-직류 이온 전압을 발생시키는 배향막을 위 기판에 형성한 경우이다. 도 2에 나타난 바와 같이, ④선, ⑤선, ⑥선의 경우 0.5 V 이하의 매우 낮은 잔류-직류 이온 전압을 발생시키는 것을 알 수 있다. (7), (8), (9) and (9) lines represent the case where the same alignment film is used for both the upper and lower substrates. Lines 7 and 8 show lower residual-DC ion voltage generation than lines 9 and 8, and lines 1, 2, and ③ show low residual-DC voltages resulting from lines 7 and 8, respectively. Is formed on the upper substrate, and an alignment film is formed on the lower substrate to generate a high residual-direct ion voltage showing the results of the lines 과 and ⑩. Conversely, lines ④, ⑤, and ⑥ form an alignment film on the lower substrate on which electrodes are formed, which generates low residual-DC ion voltages resulting from lines ⑦ and ⑧, and high residual-DCs resulting from lines ⑨ and ⑩. This is the case where an alignment film for generating an ion voltage is formed on the upper substrate. As shown in FIG. 2, it can be seen that the ④, ⑤, and ⑥ lines generate very low residual-direct current voltages of 0.5 V or less.

그리고, 전극이 형성되어 있는 아래쪽 기판에 경도가 높고, 전기 저항이 높은 배향막을 사용함으로써 더 낮은 잔류-직류 이온 전압을 얻을 수 있다. Further, by using an alignment film having a high hardness and a high electrical resistance for the lower substrate on which the electrode is formed, a lower residual-direct ion voltage can be obtained.

상술한 내용을 보다 자세하게 설명하면 아래와 같다.The above description will be described in more detail below.

잔류-직류 이온전압 또는 잔류-직류 전압은 배향막에 형성된 정전기에 의하여 상하 기판간에 전압이 발생되는 것을 말한다. 이온전압은 전압과 동일한 의미로 사용되었다. 이는 이온을 띄면서 전압을 발생시키기 때문에 이렇게도 사용된다.Residual-DC ion voltage or residual-DC voltage means that voltage is generated between upper and lower substrates by the static electricity formed in the alignment layer. Ion voltage is used in the same sense as voltage. It is also used because it generates a voltage with the ions.

본 발명의 실시예에서와 같이, 상하 기판에 다른 종류의 배향막을 사용하되 전극이 형성되어 있는 아래쪽 기판에 낮은 잔류-직류 전압을 발생시키는 배향막을 사용함으로써 잔류-직류 전압 발생량을 줄이고 잔상을 줄일 수 있다. As in the embodiment of the present invention, by using a different kind of alignment film on the upper and lower substrates, but using an alignment film that generates a low residual-DC voltage on the lower substrate on which the electrodes are formed, the amount of residual-DC voltages generated and afterimages can be reduced. have.

도 1은 본 발명의 실시예에 따른 평면 구동 방식 액정 표시 장치의 단면도이고,1 is a cross-sectional view of a flat driving type liquid crystal display device according to an exemplary embodiment of the present invention.

도 2는 여러 종류의 배향막을 아래 위 기판에 형성하여 잔류-직류 이온 전압 발생량을 측정한 그래프이다.Figure 2 is a graph measuring the amount of residual-DC voltage generated by forming various types of alignment layers on the lower substrate.

Claims (3)

서로 마주 보고 있는 제1 기판 및 제2 기판,A first substrate and a second substrate facing each other, 상기 제1 기판 위에 형성되어 있는 제1 전극 및 제2 전극,A first electrode and a second electrode formed on the first substrate, 상기 제1 및 제2 기판에 각각 형성되어 있는 제1 배향막 및 제2 배향막,A first alignment layer and a second alignment layer formed on the first and second substrates, respectively, 상기 제1 및 제2 배향막 사이에 주입되어 있는 액정 물질층을 포함하며,A liquid crystal material layer injected between the first and second alignment layers, 상기 제1 및 제2 배향막을 포함하며,Including the first and second alignment layers, 상기 제1 기판은 박막 트랜지스터를 포함하고, 상기 제1 배향막의 잔류-직류 전압 발생량은 상기 제2 배향막의 잔류-직류 전압 발생량보다 작은 평면 구동 방식 액정 표시 장치.The first substrate includes a thin film transistor, and the amount of residual-DC voltage generated in the first alignment layer is smaller than the amount of residual-DC voltage generated in the second alignment layer. 제1항에서,In claim 1, 상기 제1 배향막의 경도는 상기 제2 배향막의 경도보다 높은 평면 구동 방식 액정 표시 장치.And a hardness of the first alignment layer is higher than that of the second alignment layer. 제1항에서,In claim 1, 상기 제1 배향막의 전기 저항은 상기 제2 배향막의 전기 저항보다 높은 평면 구동 방식 액정 표시 장치.And the electrical resistance of the first alignment layer is higher than that of the second alignment layer.
KR1019970080206A 1997-12-31 1997-12-31 Flat Drive Liquid Crystal Display KR100477137B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019970080206A KR100477137B1 (en) 1997-12-31 1997-12-31 Flat Drive Liquid Crystal Display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970080206A KR100477137B1 (en) 1997-12-31 1997-12-31 Flat Drive Liquid Crystal Display

Publications (2)

Publication Number Publication Date
KR19990059988A KR19990059988A (en) 1999-07-26
KR100477137B1 true KR100477137B1 (en) 2005-07-29

Family

ID=37303785

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970080206A KR100477137B1 (en) 1997-12-31 1997-12-31 Flat Drive Liquid Crystal Display

Country Status (1)

Country Link
KR (1) KR100477137B1 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH086067A (en) * 1994-06-17 1996-01-12 Toshiba Corp Liquid crystal display device
KR970071059A (en) * 1996-04-04 1997-11-07 구자홍 Liquid crystal display
KR980003742A (en) * 1996-06-22 1998-03-30 구자홍 LCD Display
KR19980022385A (en) * 1996-09-21 1998-07-06 구자홍 LCD Display

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH086067A (en) * 1994-06-17 1996-01-12 Toshiba Corp Liquid crystal display device
KR970071059A (en) * 1996-04-04 1997-11-07 구자홍 Liquid crystal display
KR980003742A (en) * 1996-06-22 1998-03-30 구자홍 LCD Display
KR19980022385A (en) * 1996-09-21 1998-07-06 구자홍 LCD Display

Also Published As

Publication number Publication date
KR19990059988A (en) 1999-07-26

Similar Documents

Publication Publication Date Title
KR100248360B1 (en) Liquid crystal display device
US6404474B1 (en) Horizontal electric field LCD with increased capacitance between pixel and common electrodes
KR100838324B1 (en) Fringe field Liquid crystal display device, method for manufacturing the same, and method for driving the same
JPH10325961A (en) Active matrix type liquid crystal display device
KR900014920A (en) Matrix display
KR20000057276A (en) Active matrix liquid crystal display
KR930013804A (en) LCD Display
WO1995002847A1 (en) Active matrix type display device
JPS63279228A (en) Liquid crystal display device
KR200287286Y1 (en) Liquid Crystal Display Electrode
KR100293980B1 (en) Liquid crystal display device having driving circuit separated from pixel range with sealant
KR100477137B1 (en) Flat Drive Liquid Crystal Display
JPH0572562A (en) Active matrix type display device
JPH07175087A (en) Liquid crystal display device
JP3825486B2 (en) Liquid crystal display
JP3566989B2 (en) Active matrix type liquid crystal display device and driving method thereof
KR100482474B1 (en) Apparatus for vertical aligned liquid crystal display device
JPS61295664A (en) Semiconductor thin film transistor
JPH08240812A (en) Display panel
JPH0851210A (en) Semiconductor device
JPH01177020A (en) Active matrix display device
KR19980026752A (en) Planar Drive Thin Film Transistor
KR100250797B1 (en) Liquid crystal display element
JP2796247B2 (en) Electro-optic element
KR100658060B1 (en) Liquid crystal display device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120215

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee