KR100436098B1 - 데이터프로세서,데이터처리시스템,및데이터프로세서를이용한외부장치로의액세스방법 - Google Patents

데이터프로세서,데이터처리시스템,및데이터프로세서를이용한외부장치로의액세스방법 Download PDF

Info

Publication number
KR100436098B1
KR100436098B1 KR1019970008475A KR19970008475A KR100436098B1 KR 100436098 B1 KR100436098 B1 KR 100436098B1 KR 1019970008475 A KR1019970008475 A KR 1019970008475A KR 19970008475 A KR19970008475 A KR 19970008475A KR 100436098 B1 KR100436098 B1 KR 100436098B1
Authority
KR
South Korea
Prior art keywords
external
signal
bus
address
master
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019970008475A
Other languages
English (en)
Korean (ko)
Other versions
KR970066899A (ko
Inventor
낸시 지. 우드브릿지
토마스 에이. 볼페
제임스 지. 게이
마이클 알. 밀러
Original Assignee
모토로라 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 모토로라 인코포레이티드 filed Critical 모토로라 인코포레이티드
Publication of KR970066899A publication Critical patent/KR970066899A/ko
Application granted granted Critical
Publication of KR100436098B1 publication Critical patent/KR100436098B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1694—Configuration of memory controller to different memory types

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Bus Control (AREA)
KR1019970008475A 1996-03-28 1997-03-13 데이터프로세서,데이터처리시스템,및데이터프로세서를이용한외부장치로의액세스방법 Expired - Fee Related KR100436098B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/623,482 US5740382A (en) 1996-03-28 1996-03-28 Method and apparatus for accessing a chip-selectable device in a data processing system
US623,482 1996-03-28

Publications (2)

Publication Number Publication Date
KR970066899A KR970066899A (ko) 1997-10-13
KR100436098B1 true KR100436098B1 (ko) 2004-08-16

Family

ID=24498247

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970008475A Expired - Fee Related KR100436098B1 (ko) 1996-03-28 1997-03-13 데이터프로세서,데이터처리시스템,및데이터프로세서를이용한외부장치로의액세스방법

Country Status (5)

Country Link
US (1) US5740382A (enExample)
EP (1) EP0798644A3 (enExample)
JP (1) JP3817327B2 (enExample)
KR (1) KR100436098B1 (enExample)
CN (1) CN1118028C (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5854944A (en) * 1996-05-09 1998-12-29 Motorola, Inc. Method and apparatus for determining wait states on a per cycle basis in a data processing system
GB2362482A (en) * 2000-05-15 2001-11-21 Ridgeway Systems & Software Lt Direct slave addressing to indirect slave addressing
US6798711B2 (en) * 2002-03-19 2004-09-28 Micron Technology, Inc. Memory with address management
JP2005038230A (ja) * 2003-07-16 2005-02-10 Oki Electric Ind Co Ltd システムｌｓｉ
KR100746646B1 (ko) * 2006-07-11 2007-08-06 삼성전자주식회사 디스플레이 구동 회로 및 이를 갖는 액정 표시 장치
CN115529275B (zh) * 2022-11-28 2023-04-07 中国人民解放军国防科技大学 一种报文处理系统及方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4615017A (en) * 1983-09-19 1986-09-30 International Business Machines Corporation Memory controller with synchronous or asynchronous interface
US4617624A (en) * 1984-04-16 1986-10-14 Goodman James B Multiple configuration memory circuit
US4745407A (en) * 1985-10-30 1988-05-17 Sun Microsystems, Inc. Memory organization apparatus and method
US5151986A (en) * 1987-08-27 1992-09-29 Motorola, Inc. Microcomputer with on-board chip selects and programmable bus stretching
US5448744A (en) * 1989-11-06 1995-09-05 Motorola, Inc. Integrated circuit microprocessor with programmable chip select logic
JP2762138B2 (ja) * 1989-11-06 1998-06-04 三菱電機株式会社 メモリコントロールユニット
US5522064A (en) * 1990-10-01 1996-05-28 International Business Machines Corporation Data processing apparatus for dynamically setting timings in a dynamic memory system
US5418924A (en) * 1992-08-31 1995-05-23 Hewlett-Packard Company Memory controller with programmable timing
US5511182A (en) * 1994-08-31 1996-04-23 Motorola, Inc. Programmable pin configuration logic circuit for providing a chip select signal and related method

Also Published As

Publication number Publication date
KR970066899A (ko) 1997-10-13
JPH1091568A (ja) 1998-04-10
CN1165346A (zh) 1997-11-19
EP0798644A2 (en) 1997-10-01
EP0798644A3 (en) 1999-05-06
CN1118028C (zh) 2003-08-13
JP3817327B2 (ja) 2006-09-06
US5740382A (en) 1998-04-14

Similar Documents

Publication Publication Date Title
US5873114A (en) Integrated processor and memory control unit including refresh queue logic for refreshing DRAM during idle cycles
US6393576B1 (en) Apparatus and method for communication between integrated circuit connected to each other by a single line
CN100386753C (zh) 脉冲串长度比预取长度短的存储器系统
EP0692764B1 (en) Memory throttle for PCI master
JP4507186B2 (ja) モードレジスタにおけるバースト長設定の変更を行わずに、異なるバースト長のアクセスをサポートするｄｒａｍ
KR100341948B1 (ko) 제어된버스트메모리액세스기능을갖는데이타처리기및그방법
KR20020077331A (ko) 집적 회로
JP6710219B2 (ja) 統合プロセッサを備えたｄｒａｍ回路
US20070055813A1 (en) Accessing external memory from an integrated circuit
US6085261A (en) Method and apparatus for burst protocol in a data processing system
US6892289B2 (en) Methods and structure for using a memory model for efficient arbitration
EP0757316B1 (en) External device selection unit for data processor
KR100436098B1 (ko) 데이터프로세서,데이터처리시스템,및데이터프로세서를이용한외부장치로의액세스방법
US5448699A (en) Apparatus with leading edge delay circuit for selectively sending a delayed substitute version of a signal transmitted between an expansion card and a system bus
KR100297895B1 (ko) 동기식 ｄｒａｍ-타입 메모리와 시스템 버스간의 데이터 전송을 제어하는 방법 및 장치
KR100298955B1 (ko) 데이타처리시스템
US5717931A (en) Method and apparatus for communicating between master and slave electronic devices where the slave device may be hazardous
US5890196A (en) Method and apparatus for performing page mode accesses
US7747832B2 (en) Method for controlling a memory access
US5704048A (en) Integrated microprocessor with internal bus and on-chip peripheral
US5893932A (en) Address path architecture
KR100441996B1 (ko) 직접 메모리 액세스 제어기 및 제어 방법
US5765217A (en) Method and apparatus to perform bus reflection operation using a data processor
HK1003518A (en) Method and apparatus for accessing a chip-selectable device in a data processing system
US5671372A (en) Data processing system with microprocessor/cache chip set directly coupled to memory bus of narrower data width

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20130523

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

FPAY Annual fee payment

Payment date: 20140526

Year of fee payment: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20150605

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20150605

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000