KR100369976B1 - Method for driving electrode of plasma display panel - Google Patents
Method for driving electrode of plasma display panel Download PDFInfo
- Publication number
- KR100369976B1 KR100369976B1 KR10-2000-0063695A KR20000063695A KR100369976B1 KR 100369976 B1 KR100369976 B1 KR 100369976B1 KR 20000063695 A KR20000063695 A KR 20000063695A KR 100369976 B1 KR100369976 B1 KR 100369976B1
- Authority
- KR
- South Korea
- Prior art keywords
- plasma display
- driving
- address electrode
- display panel
- data
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
- G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
- G09G3/296—Driving circuits for producing the waveforms applied to the driving electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
- G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
- G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
- G09G3/293—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for address discharge
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
입력 영상 패턴에 따라 어드레스 전극 구동시 에너지 회수회로의 일부동작을 차단하여 소비전력을 감소시킬 수 있도록 한 플라즈마 디스플레이 패널의 전극 구동방법에 관한 것으로, 제어부와, 서스테인 회로를 구비한 어드레스 전극 구동부를 구비한 플라즈마 디스플레이 패널의 전극 구동방법에 있어서, 제어부에서 입력 영상의 데이터 변화량을 검출하는 단계와, 데이터 변화량이 기준치 이하이면 어드레스 전극 구동부중 서스테인 회로의 어드레스 전압 접지구성으로의 구동신호 공급을 차단하고 이외의 구성요소에 정상적인 구동신호를 공급하여 어드레스 전극을 구동하는 단계와, 데이터 변화량이 기준치 이상이면 상기 어드레스 전극 구동부의 모든 구성요소에 정상적인 구동신호를 공급하여 어드레스 전극을 구동하는 단계를 포함하여 이루어지므로 플라즈마 디스플레이 모듈의 소비전력을 감소시킬 수 있다.A method of driving an electrode of a plasma display panel which reduces power consumption by blocking a partial operation of an energy recovery circuit when driving an address electrode according to an input image pattern, the method comprising: a control unit and an address electrode driver including a sustain circuit In an electrode driving method of a plasma display panel, the control unit detects a data change amount of an input image, and if the data change amount is less than a reference value, the supply of the drive signal to the address voltage ground configuration of the sustain circuit in the address electrode drive unit is blocked. Supplying a normal driving signal to a component of a to drive an address electrode, and supplying a normal driving signal to all components of the address electrode driver to drive the address electrode when the amount of data change is greater than a reference value. Therefore, the power consumption of the plasma display module can be reduced.
Description
본 발명은 플라즈마 디스플레이 패널(Plasma Display Panel)에 관한 것으로서, 특히 플라즈마 디스플레이 패널의 전극 구동방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plasma display panel, and more particularly, to an electrode driving method of a plasma display panel.
일반적으로 플라즈마 디스플레이 패널은 가스방전을 이용한 화상 표시장치로서, 그 구동방식에 따라 크게 대향방전을 하는 직류 구동방식과 면방전을 하는 교류방식으로 대별된다. 교류방식의 플라즈마 디스플레이 패널은 직류 방식에 비해 소비전력이 적고 수명이 긴 장점을 가지고 있으며, 유전체를 사이에 두고 교류전압을 인가하여 그 반주기마다 방전을 행하게 되며, 서브 필드(Sub field) 방식과 서브 프레임(Sub frame) 방식으로 나뉘어진다.BACKGROUND ART In general, a plasma display panel is an image display device using gas discharge. The plasma display panel is classified into a direct current driving method for largely opposing discharge and an alternating current method for surface discharge according to its driving method. AC type plasma display panel has the advantages of less power consumption and longer life than DC type, and it discharges every half cycle by applying AC voltage across the dielectric. Sub field type and sub field type The frame is divided into sub frames.
256 계조를 표현할 때 서브필드 방식은 한 프레임을 8개의 서브 필드로 시분할하게 된다. 각 서브필드는 다시 전화면을 초기화하는 리셋(Reset)기간과 전화면을 선순차 방식으로 주사하면서 데이터를 기입하는 어드레스(Address) 기간 및 데이터가 기입된 셀들의 발광상태를 유지시키는 서스테인(Sustain) 기간으로 시분할된다. 여기서 각 서브필드의 리셋기간 및 어드레스 기간은 각 서브필드에서 동일한 반면에 각 서스테인 기간은 휘도 상대비에 따라 2n(n=0,1,2,3,4,5,6,7)의 비율로 증가되도록 시간이 할당된다. 각 서브필드에서는 해당 서스테인 기간에 비례하는 계조를 구현하게 되고 각 서브필드에서 구현된 계조가 조합됨으로서 한 프레임에서 256계조를 표현하게 된다.When representing 256 gray levels, the subfield method time-divisions one frame into eight subfields. Each subfield has a reset period for initializing the full screen, an address period for writing data while scanning the full screen in a sequential manner, and a sustain for maintaining the light emission state of the cells in which the data is written. Time-division by time period. Here, the reset period and the address period of each subfield are the same in each subfield, whereas each sustain period is a ratio of 2 n (n = 0,1,2,3,4,5,6,7) according to the luminance relative ratio. The time is allocated to increase. Each subfield implements a gray scale proportional to the corresponding sustain period, and the gray scales implemented in each subfield are combined to express 256 gray scales in one frame.
이와 같은 플라즈마 디스플레이 패널은 각 전극 즉, 어드레스 전극, 스캔 전극 및 공통 전극을 구동하기 위한 어드레스전극 구동부와, 스캔전극 구동부와, 공통전극 구동부와, 입력되는 R/G/B 영상 데이터를 감마보정, 이득제어 등 일련의 신호처리를 수행하고 상기 어드레스전극 구동부, 스캔전극 구동부 및 공통전극 구동부의 구동을 제어하기 위한 제어부 등이 연계 구성된다.The plasma display panel gamma corrects each electrode, that is, an address electrode driver for driving an address electrode, a scan electrode, and a common electrode, a scan electrode driver, a common electrode driver, and input R / G / B image data. A control unit for performing a series of signal processing such as gain control and controlling the driving of the address electrode driver, the scan electrode driver, and the common electrode driver is linked.
이때 상술한 전극 구동부중 어드레스 전극 구동부는 도 1에 도시된 바와 같이, 제1 FET(Q1), 제2 FET(Q2), 커패시터(C1), 제1 및 제2 다이오드(D1)(D2)로 이루어진 에너지 회수회로와, 제3 FET(Q3)와 제4 FET(Q4)로 이루어진 서스테인 회로 및 데이터 구동 IC(10)로 구성된다.In this case, as shown in FIG. 1, the address electrode driver of the electrode driver may include the first FET Q1, the second FET Q2, the capacitor C1, and the first and second diodes D1 and D2. And a sustain circuit and a data drive IC 10 each consisting of a third FET Q3 and a fourth FET Q4.
그리고 이와 같이 구성된 어드레스 전극 구동회로의 동작을 도 2를 참조하여 설명하면 다음과 같다.The operation of the address electrode driving circuit configured as described above will be described with reference to FIG. 2.
먼저, 제어부가 'E/R-up' 펄스를 출력함으로서 제1 FET(Q1)를 턴온시키고 이전 플라즈마 디스플레이 패널 패널의 방전시 충전된 커패시터(C1)가 충전전압을 방전하도록 하여 데이터 구동 IC(10)에 인가되는 전압레벨(G)을 상승시킨다.First, the controller outputs an 'E / R-up' pulse to turn on the first FET Q1 and allow the charged capacitor C1 to discharge the charging voltage when the previous plasma display panel panel is discharged. Increases the voltage level (G) to be applied.
이때 제어부는 'Sus-DN' 펄스를 공급하여 제4 FET(Q4)를 턴온상태로 유지시킴으로서 어드레스 전압이 데이터 구동 IC(10)에 공급되지 않도록 한다.At this time, the controller supplies the 'Sus-DN' pulse to maintain the fourth FET Q4 in the on state so that the address voltage is not supplied to the data driving IC 10.
이어서 제어부는 'G'가 일정수준에 도달하는 시점에서 'Sus-up' 펄스를 출력하여 제3 FET(Q3)를 턴온시킴으로서 어드레스 전압을 데이터 구동 IC(10)에 공급하여 'G'를 적정수준까지 상승시키고 그 상태를 소정 시간동안 유지시킨다.Subsequently, the controller outputs a 'Sus-up' pulse to turn on the third FET Q3 when the 'G' reaches a predetermined level, thereby supplying an address voltage to the data driving IC 10 to supply the 'G' to an appropriate level. And raises the state for a predetermined time.
그리고 제어부는 'Sus-up' 펄스를 차단하여 제3 FET(Q3)를 턴오프시키고 'E/R-DN' 펄스를 출력하여 제2 FET(Q2)를 턴온시킴으로서 패널에서 방전되는 전압이 커패시터(C1)에 충전되도록 한다.The control unit turns off the third FET Q3 by blocking the 'Sus-up' pulse and outputs the 'E / R-DN' pulse to turn on the second FET Q2, thereby discharging the voltage discharged from the panel. To C1).
이어서 제어부는 상기 커패시터(C1)에 일정수준이상 충전이 이루어지면 'Sus-DN' 펄스를 출력하여 제4 FET(Q4)를 '온'시킴으로서 데이터 구동 IC(10)에 전원이 차단되도록 한다.Subsequently, when the capacitor C1 is charged to a predetermined level or more, the controller outputs a 'Sus-DN' pulse to turn on the fourth FET Q4 so that the power supply to the data driving IC 10 is cut off.
상술한 과정을 반복하여 어드레스 전극 구동이 이루어진다.The address electrode driving is performed by repeating the above process.
이때 입력되는 영상패턴에 따라 데이터 구동 IC(10)의 입력전원을 접지시키기 위한 서스테인 회로 즉, 'Sus-DN' 동작이 필요 없는 경우가 있다.In this case, there is a case in which a sustain circuit for grounding the input power of the data driving IC 10, that is, the 'Sus-DN' operation, is not required according to the input image pattern.
즉, 데이터 변화량이 증가하는 순으로 기재된 영상패턴(Black〈Full white〈Sub pixel〈Super pixel)중 데이터의 변화량이 비교적 적은 영상패턴인 'Black'과 'Full white'에서 'Sus-DN' 동작이 이루어질 경우 'Sus-DN' 동작이 이루어지지 않는 경우에 비해 오히려 소비전류가 증가한다.That is, the 'Sus-DN' operation is performed in the image patterns 'Black' and 'Full white' which have relatively small data changes among the image patterns (Black <Full white <Sub pixel <Super pixel) described in increasing order of data change. In this case, the current consumption increases rather than when the 'Sus-DN' operation is not performed.
종래의 기술에 따른 플라즈마 디스플레이 패널의 전극 구동방법은 영상패턴에 상관없이 서스테인 회로를 동작시키므로 불필요한 소비전류 증가로 전체 소비전력이 증가하는 문제점이 있다.The electrode driving method of the plasma display panel according to the related art has a problem in that the total power consumption increases due to unnecessary current consumption because the sustain circuit is operated regardless of the image pattern.
따라서 본 발명은 입력 영상 패턴에 따라 어드레스 전극 구동시 서스테인 회로의 동작을 차단하여 소비전력을 감소시킬 수 있도록 한 플라즈마 디스플레이 패널의 전극 구동방법을 제공함에 그 목적이 있다.Accordingly, an object of the present invention is to provide an electrode driving method of a plasma display panel which can reduce power consumption by blocking the operation of a sustain circuit when driving an address electrode according to an input image pattern.
도 1은 일반적인 플라즈마 디스플레이 패널의 어드레스 전극 구동부의 구성을 나타낸 회로도1 is a circuit diagram showing a configuration of an address electrode driver of a general plasma display panel;
도 2는 종래의 기술에 따른 어드레스 전극 구동부의 각부 출력을 나타낸 파형도Figure 2 is a waveform diagram showing the output of each part of the address electrode driver according to the prior art
도 3은 본 발명에 따른 플라즈마 디스플레이 패널의 전극 구동방법을 나타낸 플로우챠트3 is a flowchart showing an electrode driving method of the plasma display panel according to the present invention.
도 4는 본 발명에 따른 어드레스 전극 구동부의 각부 출력을 나타낸 파형도Figure 4 is a waveform diagram showing the output of each part of the address electrode driver according to the present invention
도면의 주요부분에 대한 부호의 설명Explanation of symbols for main parts of the drawings
10: 데이터 구동 IC Q1 ~ Q4: 전계효과 트랜지스터(FET)10: Data Drive IC Q1 to Q4: Field Effect Transistors (FETs)
C1: 커패시터 D1, D2: 다이오드C1: capacitor D1, D2: diode
본 발명은 제어부와, 서스테인 회로를 구비한 어드레스 전극 구동부를 구비한 플라즈마 디스플레이 패널의 전극 구동방법에 있어서, 제어부에서 입력 영상의 데이터 변화량을 검출하는 단계와, 데이터 변화량이 기준치 이하이면 어드레스 전극 구동부중 서스테인 회로의 어드레스 전압 접지구성으로의 구동신호 공급을 차단하고 이외의 구성요소에 정상적인 구동신호를 공급하여 어드레스 전극을 구동하는 단계와, 데이터 변화량이 기준치 이상이면 상기 어드레스 전극 구동부의 모든 구성요소에 정상적인 구동신호를 공급하여 어드레스 전극을 구동하는 단계를 포함하여 이루어짐을 특징으로 한다.The present invention relates to an electrode driving method of a plasma display panel including a control unit and an address electrode driver having a sustain circuit, wherein the control unit detects a data change amount of an input image, and if the data change amount is equal to or less than a reference value, Interrupting the supply of the drive signal to the address voltage ground configuration of the sustain circuit and supplying a normal drive signal to other components to drive the address electrode; and if the amount of data change is greater than the reference value, normal to all components of the address electrode driver. And driving the address electrode by supplying a driving signal.
이하, 첨부된 도면을 참조하여 본 발명에 따른 플라즈마 디스플레이 패널의 전극 구동방법의 바람직한 일실시예를 설명하면 다음과 같다.Hereinafter, a preferred embodiment of an electrode driving method of a plasma display panel according to the present invention will be described with reference to the accompanying drawings.
도 3은 본 발명에 따른 플라즈마 디스플레이 패널의 전극 구동방법을 나타낸 플로우챠트이고, 도 4는 본 발명에 따른 어드레스 전극 구동부의 각부 출력을 나타낸 파형도이다.3 is a flowchart illustrating an electrode driving method of a plasma display panel according to the present invention, and FIG. 4 is a waveform diagram showing outputs of respective parts of an address electrode driver according to the present invention.
본 발명에 따른 플라즈마 디스플레이 패널의 전극 구동방법은 도 3에 도시된 바와 같이, 먼저, 제어부가 입력 영상의 데이터 변화량을 검출하고(S31), 이를 기준값과 비교한다(S32).In the method of driving an electrode of the plasma display panel according to the present invention, as shown in FIG. 3, first, the controller detects an amount of change in data of an input image (S31) and compares it with a reference value (S32).
이때 기준값은 각 영상패턴별 데이터 변화량의 중간값을 취하여 설정된다.At this time, the reference value is set by taking an intermediate value of the amount of change of data for each image pattern.
이어서 상기 비교결과(S32), 입력 영상의 데이터 변화량이 기준값보다 많으면 서스테인 회로의 'Sus-DN' 동작이 필요하므로 상술한 도 2와 같이 정상적인 구동펄스를 공급하여 어드레스 전극 구동부를 구동시킨다(S33).Subsequently, when the amount of change in data of the input image is greater than the reference value, the comparison result (S32) requires the 'Sus-DN' operation of the sustain circuit. Thus, as shown in FIG. 2, a normal driving pulse is supplied to drive the address electrode driver (S33). .
한편, 상기 비교결과(S32), 입력 영상의 데이터 변화량이 기준값 이하이면 서스테인 회로의 'Sus-DN' 동작이 불필요하므로 도 4와 같이, 'Sus-DN' 입력단 즉, 제4 트랜지스터(Q4)의 게이트 'D'로의 구동 펄스 공급을 차단하여 '로우'레벨로 유지시키고 에너지 회수회로 및 'Sus-UP'과 데이터 구동 IC에만 정상적인 구동 펄스를 공급하여 어드레스 전극 구동부를 구동시킨다(S34).On the other hand, when the amount of change in the data of the input image is less than the reference value (S32), since the 'Sus-DN' operation of the sustain circuit is unnecessary, as shown in FIG. 4, the 'Sus-DN' input terminal, that is, the fourth transistor Q4. The driving pulse supply to the gate 'D' is blocked to maintain the 'low' level, and the address electrode driver is driven by supplying a normal driving pulse only to the energy recovery circuit, the 'Sus-UP' and the data driving IC (S34).
따라서 어드레스 전극은 정상적으로 구동되며, 불필요한 'Sus-DN' 구동으로 인한 어드레스 전류 증가가 방지된다.Therefore, the address electrode is normally driven, and the address current increase due to unnecessary 'Sus-DN' driving is prevented.
본 발명에 따른 플라즈마 디스플레이 패널의 전극 구동방법은 데이터 변화량이 소정 기준치 미만일 경우 서스테인 회로중 'Sus-DN'의 동작 없이 어드레스 전극 구동을 수행하여 어드레스 전류를 감소시키므로 플라즈마 디스플레이 패널의 총 소비전력을 감소시킬 수 있는 효과가 있다.The electrode driving method of the plasma display panel according to the present invention reduces the address current by driving the address electrode without the operation of 'Sus-DN' in the sustain circuit when the amount of data change is less than a predetermined reference value, thereby reducing the total power consumption of the plasma display panel. It can be effected.
Claims (3)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2000-0063695A KR100369976B1 (en) | 2000-10-28 | 2000-10-28 | Method for driving electrode of plasma display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2000-0063695A KR100369976B1 (en) | 2000-10-28 | 2000-10-28 | Method for driving electrode of plasma display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20020032928A KR20020032928A (en) | 2002-05-04 |
| KR100369976B1 true KR100369976B1 (en) | 2003-03-07 |
Family
ID=19695926
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR10-2000-0063695A KR100369976B1 (en) | 2000-10-28 | 2000-10-28 | Method for driving electrode of plasma display panel |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR100369976B1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4180034B2 (en) * | 2004-09-21 | 2008-11-12 | パイオニア株式会社 | Plasma display device and driving method used for plasma display device |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH09146494A (en) * | 1995-11-20 | 1997-06-06 | Fujitsu General Ltd | Multiple screen display device |
-
2000
- 2000-10-28 KR KR10-2000-0063695A patent/KR100369976B1/en not_active IP Right Cessation
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH09146494A (en) * | 1995-11-20 | 1997-06-06 | Fujitsu General Ltd | Multiple screen display device |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20020032928A (en) | 2002-05-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7511707B2 (en) | Method and circuit for driving a plasma display panel and a plasma display device | |
| US5844373A (en) | Power supplying apparatus, a plasma display unit, a method of converting a direct-current voltage and a method of adding two direct-current voltages | |
| KR20040079346A (en) | Plasma display apparatus and driving method thereof | |
| US7242372B2 (en) | Plasma display apparatus | |
| KR100218533B1 (en) | Power-off discharge circuit in a liquid crystal display device | |
| US7136032B2 (en) | Plasma display apparatus | |
| US6927751B2 (en) | Plasma display apparatus having a driver protecting portion | |
| US7170472B2 (en) | Apparatus and method for driving plasma display panel | |
| KR100370035B1 (en) | Method for driving address electrode of plasma display panel | |
| JP2005157294A (en) | Driving method for plasma display panel, and the plasma display device | |
| KR100489876B1 (en) | Plasma display panel | |
| US7737918B2 (en) | Method for controlling address power on plasma display panel and apparatus thereof | |
| US20070097027A1 (en) | Plasma display apparatus and method of driving the same | |
| KR100590112B1 (en) | Plasma display device and driving method thereof | |
| KR100369976B1 (en) | Method for driving electrode of plasma display panel | |
| KR100775838B1 (en) | Plasma display device | |
| US20030057855A1 (en) | Method and device to drive a plasma display | |
| KR100364723B1 (en) | Apparatus and method for driving plasma display panel | |
| KR100740093B1 (en) | Plasma display, and driving device and method thereof | |
| KR100590012B1 (en) | Plasma display device and driving method thereof | |
| KR100536223B1 (en) | A driving apparatus and a driving method of plasma display panel | |
| US20060164337A1 (en) | Device for driving capacitive light-emitting elements | |
| KR100627410B1 (en) | Plasma display device and driving method thereof | |
| KR100740092B1 (en) | Plasma display and driving device and method thereof | |
| KR100739575B1 (en) | Plasma display and driving device thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| N231 | Notification of change of applicant | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20091230 Year of fee payment: 8 |
|
| LAPS | Lapse due to unpaid annual fee |