KR100274353B1 - Method of manufacturing a capacitor in a semiconductor device - Google Patents
Method of manufacturing a capacitor in a semiconductor device Download PDFInfo
- Publication number
- KR100274353B1 KR100274353B1 KR1019970079259A KR19970079259A KR100274353B1 KR 100274353 B1 KR100274353 B1 KR 100274353B1 KR 1019970079259 A KR1019970079259 A KR 1019970079259A KR 19970079259 A KR19970079259 A KR 19970079259A KR 100274353 B1 KR100274353 B1 KR 100274353B1
- Authority
- KR
- South Korea
- Prior art keywords
- gas
- semiconductor device
- capacitor
- manufacturing
- source gas
- Prior art date
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 29
- 239000004065 semiconductor Substances 0.000 title claims abstract description 27
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 238000000034 method Methods 0.000 claims abstract description 40
- 150000004767 nitrides Chemical class 0.000 claims abstract description 39
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 7
- 229920005591 polysilicon Polymers 0.000 claims abstract description 7
- 239000000758 substrate Substances 0.000 claims abstract description 4
- 239000007789 gas Substances 0.000 claims description 43
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- 239000011261 inert gas Substances 0.000 claims description 5
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 5
- 238000010301 surface-oxidation reaction Methods 0.000 claims description 5
- 238000005137 deposition process Methods 0.000 claims description 4
- 238000010438 heat treatment Methods 0.000 claims description 4
- 230000003647 oxidation Effects 0.000 claims description 3
- 238000007254 oxidation reaction Methods 0.000 claims description 3
- 238000005121 nitriding Methods 0.000 claims 1
- 230000007423 decrease Effects 0.000 abstract description 3
- 238000005496 tempering Methods 0.000 abstract 2
- 230000008016 vaporization Effects 0.000 abstract 2
- 238000009832 plasma treatment Methods 0.000 abstract 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 6
- 230000015556 catabolic process Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 3
- 230000010354 integration Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Plasma & Fusion (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
본 발명은 반도체 소자의 캐패시터 제조 방법에 관한 것으로, 유효 산화막 두께( effective oxide thickness) 제어가 용이하며, 누설 전류 감소 및 절연 파괴 전압 특성이 향상된 캐패시터용 유전체막을 제조하여 캐패시터에 적용하므로, 소자의 신뢰성을 향상시킬 수 있는 반도체 소자의 캐패시터 제조 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a capacitor of a semiconductor device. The method provides a method of manufacturing a dielectric film for a capacitor, which facilitates effective oxide thickness control, reduces leakage current, and improves dielectric breakdown voltage characteristics. The present invention relates to a method for manufacturing a capacitor of a semiconductor device capable of improving.
일반적으로, 반도체 소자의 집적도 증가에 따른 셀의 크기 감소로 캐패시터의 크기 또한 감소하게 되어 충분한 정전용량 확보가 어려워지고 있는 실정이다. 이를 해결하기 위해 통상적으로 사용되는 산화막/질화막/산화막(SiO2/Si3N4/SiOXNy)의 ONO 구조 또는 질화막/산화막(Si3N4/SiO2)의 NO 구조인 캐패시터의 유전체막 대신에 Ta2O5, BST, PZT 등의 고유전율 물질 개발이 진행중이나 소자의 제조 공정에 적용하기에는 미흡한 상태이다. 반도체 소자의 집적도를 증가시키기 위한 또 다른 해결책으로 준안정 폴리실리콘(metastable polysilicon; MPS)을 이용하여 전하저장용 하부 전극의 유효 표면적을 증가시키면서 NO 구조의 유전체막을 적용하는 방법이 있으나, NO 구조의 유전체막 두께를 얇게 할 경우 준안정 폴리실리콘층의 거친 표면 형상에 의한 국부적 전계(local field)로 인해 NO 구조의 유전체막의 누설 전류가 증가하고, 절연 파괴 전압이 낮아져 소자의 수명이 짧아지는 문제점이 있다.In general, as the size of the cell decreases due to the increase in the degree of integration of semiconductor devices, the size of the capacitor also decreases, making it difficult to secure sufficient capacitance. In order to solve this problem, a dielectric of a capacitor which is an ONO structure of an oxide film / nitride film / oxide film (SiO 2 / Si 3 N 4 / SiO X N y ) or a NO structure of nitride film / oxide film (Si 3 N 4 / SiO 2 ) is used. The development of high dielectric constant materials such as Ta 2 O 5 , BST, and PZT instead of the film is in progress, but it is insufficient to be applied to the manufacturing process of the device. Another solution to increase the density of semiconductor devices is to use a metastable polysilicon (MPS) to increase the effective surface area of the lower electrode for charge storage while applying a dielectric film of NO structure. When the thickness of the dielectric film is reduced, the local field due to the rough surface shape of the metastable polysilicon layer increases the leakage current of the dielectric film of the NO structure, and the dielectric breakdown voltage is lowered, thereby shortening the lifetime of the device. have.
또한, 반도체 소자의 집적도 증가에 따른 충분한 정전용량을 확보하기 위한 방법으로 유전체막의 두께를 낮추는 방법이 있는데, 유효 산화막 두께를 약 48Å 정도로 낮출 경우, ONO 구조로는 유전체막의 두께를 낮추는데 한계가 있어 NO 구조를 사용하고 있다. NO 구조는 실제적으로 하부 전극 표면에 자연 산화막(native oxide film)이 약 5Å 정도 존재하여 ONO 구조로 볼 수 있지만 자연 산화막의 두께가 매우 얇고 균일하지 못해 홀 전류(hole current)의 장벽(barrier)으로서의 역할은 수행하지 못하고 있기 때문에 통상적으로 NO 구조라 칭하고 있다. NO 구조의 유전체막은, 도 2에 도시된 바와 같이, 상부 전극에 포지티브 바이어스(positive bias)가 인가된 경우 상부 전극 쪽의 산화막(SiOXNy)이 홀 전류의 장벽 역할을 하여 상부 전극에서 산화막(SiOXNy)으로 진행하는 홀 전류를 막아 누설 전류를 낮춘다. 또한, NO 구조의 유전체막은, 도 3에 도시된 바와 같이, 상부 전극에 네가티브 바이어스(negative bias)가 인가된 경우 하부 전극에서 자연 산화막과 질화막(Si3N4)을 흘러온 홀 전류를 산화막(SiOXNy)이 막아 누설 전류를 낮추게 된다. 그러나, 유효 산화막 두께가 40Å 정도로 더욱 얇아지면 질화막(Si3N4)의 산화 저항성이 급격히 떨어져 질화막(Si3N4)상에 산화막(SiOXNy)을 형성할 때 질화막(Si3N4)이 산화되거나 심하게는 전하저장전극까지 산화되어 캐패시터 불량의 원인이 될 뿐만 아니라, 산화막(SiOXNy)을 치밀하면서 두껍게 형성할 수 없어 터널링 전류가 증가하여 누설 전류 또한 급격히 증가하고 절연 파괴 전압 역시 급격하게 감소되어 소자의 수율을 치명적으로 낮추고, 초고집적화된 차세대 반도체 소자 개발의 걸림돌이 되고 있다.In addition, there is a method of reducing the thickness of the dielectric film as a method for securing sufficient capacitance as the integration degree of the semiconductor device increases. When the effective oxide film thickness is reduced to about 48 kW, the ONO structure has a limitation in reducing the thickness of the dielectric film. I am using a structure. The NO structure can be seen as an ONO structure with a native oxide film on the surface of the lower electrode, which is about 5Å, but the thickness of the natural oxide film is very thin and uneven, which is a barrier to hole current. It is usually called NO structure because it does not play a role. As shown in FIG. 2, when the positive bias is applied to the upper electrode, an oxide film (SiO X N y ) on the upper electrode side acts as a barrier for the hole current, and as shown in FIG. The leakage current is lowered by preventing the hole current going to (SiO X N y ). In addition, as shown in FIG. 3, when the negative electrode is applied to the upper electrode, the dielectric film of the NO structure is configured to convert the hole current flowing through the natural oxide film and the nitride film Si 3 N 4 from the lower electrode into the oxide film (SiO). X N y ) prevents leakage current. However, the effective oxide thickness is more thinner about 40Å nitride oxidation resistance (Si 3 N 4) drops significantly nitride film (Si 3 N 4) oxide film on the nitride film to form a (SiO X N y) (Si 3 N 4) This oxide or severely oxidizes to the charge storage electrode, causing not only the capacitor defect, but also the oxide film (SiO X N y ) cannot be formed thick and dense, so the tunneling current increases and the leakage current rapidly increases and the dielectric breakdown voltage also increases. It has been rapidly reduced to reduce the yield of devices critically, and becomes an obstacle to the development of ultra-high density next generation semiconductor devices.
따라서, 본 발명은 반도체 소자의 캐패시터용 유전체막의 구조를 개선함에 의해 유전체막의 유효 산화막 두께 제어를 용이하게 하면서 유전체막의 누설 전류 감소 및 절연 파괴 전압 특성을 향상시킬 수 있는 반도체 소자의 캐패시터 제조 방법을 제공함에 그 목적이 있다.Accordingly, the present invention provides a method of manufacturing a capacitor of a semiconductor device which can improve the effective oxide film thickness control of the dielectric film by improving the structure of the capacitor dielectric film of the semiconductor device and improve the leakage current and dielectric breakdown voltage characteristics of the dielectric film. Has its purpose.
이러한 목적을 달성하기 위한 본 발명에 따른 반도체 소자의 캐패시터 제조 방법은 반도체 소자를 형성하기 위한 여러 요소가 형성된 기판 상에 하부 전극을 형성하는 단계; 상기 하부 전극 상에 산화막과 질화막이 순차적으로 적층된 ON 구조의 유전체막을 형성하는 단계; 및 상기 유전체막 상에 상부 전극을 형성하는 단계를 포함하여 이루어지는 것을 특징으로 한다.According to an aspect of the present invention, there is provided a method of manufacturing a capacitor of a semiconductor device, the method including: forming a lower electrode on a substrate on which various elements for forming a semiconductor device are formed; Forming a dielectric film having an ON structure in which an oxide film and a nitride film are sequentially stacked on the lower electrode; And forming an upper electrode on the dielectric film.
도 1은 본 발명의 일 실시 예에 따른 반도체 소자의 캐패시터 제조 방법을 설명하기 위한 단면도.1 is a cross-sectional view for describing a method of manufacturing a capacitor of a semiconductor device in accordance with an embodiment of the present invention.
도 2는 종래 질화막/산화막(NO) 구조의 유전체막을 갖는 캐패시터에 포지티브 바이어스가 인가된 경우의 에너지 밴드 다이어그램.FIG. 2 is an energy band diagram when a positive bias is applied to a capacitor having a dielectric film of a conventional nitride / oxide film (NO) structure. FIG.
도 3은 종래 질화막/산화막(NO) 구조의 유전체막을 갖는 캐패시터에 네가티브 바이어스가 인가된 경우의 에너지 밴드 다이어그램.3 is an energy band diagram when a negative bias is applied to a capacitor having a dielectric film having a conventional nitride / oxide film (NO) structure.
도 4는 본 발명의 산화막/질화막(ON) 구조의 유전체막을 갖는 캐패시터에 포지티브 바이어스가 인가된 경우의 에너지 밴드 다이어그램.Fig. 4 is an energy band diagram when a positive bias is applied to a capacitor having a dielectric film of an oxide / nitride film (ON) structure of the present invention.
도 5는 본 발명의 산화막/질화막(ON) 구조의 유전체막을 갖는 캐패시터에 네가티브 바이어스가 인가된 경우의 에너지 밴드 다이어그램.5 is an energy band diagram when a negative bias is applied to a capacitor having a dielectric film of an oxide / nitride film (ON) structure of the present invention.
〈도면의 주요 부분에 대한 부호의 설명〉<Explanation of symbols for main parts of drawing>
1: 하부 전극 2A: 산화막1: lower electrode 2A: oxide film
2B: 질화막 2: 유전체막2B: nitride film 2: dielectric film
3: 상부 전극3: upper electrode
이하, 본 발명을 첨부된 도면을 참조하여 상세히 설명하기로 한다.Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.
도 1은 본 발명의 일 실시 예에 따른 반도체 소자의 캐패시터 제조 방법을 설명하기 위한 단면도이다.1 is a cross-sectional view for describing a method of manufacturing a capacitor of a semiconductor device according to an embodiment of the present disclosure.
먼저, 반도체 소자를 형성하기 위한 여러 요소가 형성된 구조의 기판 상에 하부 전극(1)을 형성한다. 하부 전극(1)은 저항을 낮추기 위해 도프트 폴리실리콘(doped polysilicon)으로 형성된다. 이후, 하부 전극(1)상에 10 내지 30Å의 두께로 산화막(2A)을 형성하고, 산화막(2A)상에 15 내지 45Å의 두께로 질화막(2B)을 형성하며, 이로 인하여 산화막(2A)과 질화막(2B)으로 된 ON 구조의 유전체막(2)이 형성된다. 다음으로, 유전체막(2)상에 상부 전극(3)이 형성된다. 상부 전극(3)은 저항을 낮추기 위해 도프트 폴리실리콘으로 형성되며, 질화막(2A) 형성 후에 시간 지연 없이 형성한다.First, the lower electrode 1 is formed on a substrate having a structure in which various elements for forming a semiconductor element are formed. The lower electrode 1 is formed of doped polysilicon to lower the resistance. Subsequently, an oxide film 2A is formed on the lower electrode 1 with a thickness of 10 to 30 GPa, and a
여기에서, 유전체막(2) 중의 산화막(2A)은 하부 전극(1)을 산화시켜 SiO2막 또는 SiOXNy막으로 형성되거나, 저압 또는 플라즈마 증가 화학적 기상 증착(LPCVD 또는 PECVD)법으로 SiO2막 또는 SiOXNy막을 증착 하여 형성되거나, 하부 전극(1)을 급속 열 공정으로 처리하여 SiO2막 또는SiOXNy막으로 형성된다.Here, the oxide film 2A in the
산화막(2A) 형성을 위한 표면 산화 공정은 O2, NO, N2O 및 H2O 가스중 적어도 어느 하나를 사용하여 600 내지 900℃의 온도와 상압 또는 0.1 내지 1Torr의 저압에서 실시된다. 상압 조건일 경우 O2, NO, N2O 및 H2O 가스를 Ar 및 N2등의 불활성 가스로 희석하여 표면 산화 공정을 실시한다.The surface oxidation process for forming the oxide film 2A is performed at a temperature of 600 to 900 ° C. and an atmospheric pressure or a low pressure of 0.1 to 1 Torr using at least one of O 2 , NO, N 2 O, and H 2 O gases. Under normal pressure conditions, O 2 , NO, N 2 O and H 2 O gases are diluted with an inert gas such as Ar and N 2 to perform a surface oxidation process.
산화막(2A) 형성을 위한 증착 공정은 실리콘 소오스 가스, 산화 소오스 가스 및 질화 소오스 가스를 사용하여 400 내지 900℃의 온도와 0.1 내지 10Torr의 압력에서 실시된다. 실리콘 소오스 가스로는 SiH4, SiH2Cl2, Si2H6가스를 사용하고, 산화 소오스 가스로는 O2, NO, N2O 가스를 사용하며, 질화 소오스 가스로는 NO, N2O, N2가스를 사용한다.The deposition process for forming the oxide film 2A is performed at a temperature of 400 to 900 ° C. and a pressure of 0.1 to 10 Torr using a silicon source gas, an oxide source gas, and a nitride source gas. Silicon-source gas, SiH 4, SiH 2 Cl 2, Si 2 H 6 Use gas and source gas, and use of O 2, NO, N 2 O gas oxidation, nitridation source gas, NO, N 2 O, N 2 Use gas.
산화막(2A) 형성을 위한 급속 열 공정은 O2, NO 및 N2O 가스중 적어도 어느 하나를 사용하여 600 내지 1000℃의 온도와 상압 또는 0.1 내지 1Torr의 저압에서 10 내지 60초 동안 실시된다. 이때 승온 속도는 30 내지 100℃/초로 한다. 상압 조건일 경우 O2, NO 및 N2O 가스를 Ar 및 N2등의 불활성 가스로 희석하여 급속 열처리 공정을 실시한다.The rapid thermal process for forming the oxide film 2A is performed for 10 to 60 seconds at a temperature of 600 to 1000 ° C. and an atmospheric pressure or a low pressure of 0.1 to 1 Torr using at least one of O 2 , NO and N 2 O gases. At this time, the temperature increase rate is 30 to 100 ° C / sec. Under normal pressure conditions, O 2 , NO, and N 2 O gases are diluted with an inert gas such as Ar and N 2 to perform a rapid heat treatment process.
질화막(2B) 형성을 위한 증착 공정은 실리콘 소오스 가스 및 질화 소오스 가스를 사용하여 550 내지 750℃의 온도와 0.1 내지 1Torr의 압력에서 저압 화학적 기상 증착법으로 실시되거나, 350 내지 650℃의 온도와 0.1 내지 10Torr의 압력에서 플라즈마 증가 화학 기상 증착법으로 실시된다. 실리콘 소오스 가스로는 SiH4, SiH2Cl2, Si2H6가스를 사용하고, 질화 소오스 가스로는 NH4, NO, N2O, N2가스를 사용한다.The deposition process for forming the
상기의 공정으로 질화막(2B)을 형성한 후에 질화막(2B)의 표면을 치밀화하기 위해 NO, N2O 및 N2가스중 적어도 어느 하나를 사용하여 플라즈마 후처리하거나, Ar 및 N2등의 불활성 가스를 사용하여 급속 열 공정 후처리를 할 수 있다.After the formation of the
상술한 바와 같이, 본 발명은 산화막(SiO2또는 SiOXNy)을 먼저 형성한 후에 질화막(Si3N4)을 형성하므로, 질화막(Si3N4)이 산화되는 문제가 해결되어 홀 전류의 장벽인 산화막(SiO2또는 SiOXNy)층의 두께 증가 및 치밀화를 실현할 수 있고, 질화막(Si3N4)의 두께를 감소시킬 수 있어, 유효 산화막 두께의 감소, 누설 전류의 감소, 절연 파괴 전압의 증가, TDDB 특성 향상 등을 얻을 수 있다. 따라서, 신뢰성 있는 캐패시터를 형성할 수 있어 소자의 전기적 특성, 수명 및 수율 등을 개선할 수 있고, Ta2O5, BST, PZT 등의 고유전율 물질 개발 필요 없이 유효 산화막 두께를 40Å 이하로 낮출 수 있어 차세대 반도체 소자의 개발을 실현할 수 있고, 경제적인 측면에서도 유리하다.As described above, since the present invention forms an oxide film (SiO 2 or SiO X N y ) first and then forms a nitride film (Si 3 N 4 ), the problem of oxidizing the nitride film (Si 3 N 4 ) is solved and the hall current Increasing and densifying the thickness of the oxide film (SiO 2 or SiO X N y ) layer, which is a barrier, can reduce the thickness of the nitride film (Si 3 N 4 ), thereby reducing the effective oxide film thickness, reducing the leakage current, Increasing the dielectric breakdown voltage and improving the TDDB characteristics can be obtained. Therefore, it is possible to form a reliable capacitor to improve the electrical characteristics, lifetime and yield of the device, and to reduce the effective oxide film thickness to 40 kΩ or less without the need to develop high dielectric constant materials such as Ta 2 O 5 , BST, PZT Therefore, it is possible to realize the development of the next-generation semiconductor device, which is advantageous in terms of economy.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970079259A KR100274353B1 (en) | 1997-12-30 | 1997-12-30 | Method of manufacturing a capacitor in a semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970079259A KR100274353B1 (en) | 1997-12-30 | 1997-12-30 | Method of manufacturing a capacitor in a semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR19990059062A KR19990059062A (en) | 1999-07-26 |
KR100274353B1 true KR100274353B1 (en) | 2000-12-15 |
Family
ID=19530090
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019970079259A KR100274353B1 (en) | 1997-12-30 | 1997-12-30 | Method of manufacturing a capacitor in a semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100274353B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20220046942A (en) | 2020-10-08 | 2022-04-15 | 최훈식 | Validity evaluation system for commercialization of idea and technical development |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06295994A (en) * | 1993-04-08 | 1994-10-21 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
KR970053963A (en) * | 1995-12-29 | 1997-07-31 | 김광호 | Capacitor Manufacturing Method of Semiconductor Device |
-
1997
- 1997-12-30 KR KR1019970079259A patent/KR100274353B1/en not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06295994A (en) * | 1993-04-08 | 1994-10-21 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
KR970053963A (en) * | 1995-12-29 | 1997-07-31 | 김광호 | Capacitor Manufacturing Method of Semiconductor Device |
Also Published As
Publication number | Publication date |
---|---|
KR19990059062A (en) | 1999-07-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6387761B1 (en) | Anneal for enhancing the electrical characteristic of semiconductor devices | |
US5985730A (en) | Method of forming a capacitor of a semiconductor device | |
US7153746B2 (en) | Capacitors, methods of forming capacitors, and methods of forming capacitor dielectric layers | |
KR100207444B1 (en) | Capacitor fabrication method and its device having high dielectronic layer and electrode | |
JPH09116104A (en) | Manufacture of capacitor for semiconductor element | |
US7064052B2 (en) | Method of processing a transistor gate dielectric film with stem | |
TW508756B (en) | Method to produce a micro-electronic element and micro-electronic element | |
KR100252055B1 (en) | Semiconductor device including capacitor and manufacturing method thereof | |
KR100274353B1 (en) | Method of manufacturing a capacitor in a semiconductor device | |
KR100305076B1 (en) | Method For Forming The Charge Storage Storage Electrode Of Capacitor | |
US6635524B2 (en) | Method for fabricating capacitor of semiconductor memory device | |
JPH05190796A (en) | Dielectric film for dynamic-random-access-memory-cell and forming method thereof | |
KR100342873B1 (en) | Method for forming capacitor of semiconductor device | |
JP4088913B2 (en) | Capacitor manufacturing method for semiconductor device | |
JP2001053255A (en) | Manufacture of capacitor of semiconductor memory element | |
KR100318456B1 (en) | A method for forming tantalum oxide capacitor in semiconductor device | |
KR100373162B1 (en) | Method of manufacturing a capacitor in a semiconductor device | |
KR100219518B1 (en) | Method of fabricating a capacitor of semiconductor device | |
KR20030050051A (en) | Method for fabricating tion capacitor | |
JP2000208645A (en) | Forming method for silicon group dielectric film and manufacture of nonvolatile semiconductor storage device | |
KR100611386B1 (en) | Method For Treating The High Temperature Of Tantalium Oxide Capacitor | |
JP2612098B2 (en) | Manufacturing method of insulating film | |
KR100382610B1 (en) | Method for forming of capacitor the cell used high-integrated DRAM | |
KR20040006409A (en) | Method of manufacturing a capacitor in a semiconductor device | |
KR100440777B1 (en) | Method of manufacturing capacitor in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20090828 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |