KR0128492B1 - Method for forming a isolating layer of capacitor - Google Patents

Method for forming a isolating layer of capacitor

Info

Publication number
KR0128492B1
KR0128492B1 KR1019940006962A KR19940006962A KR0128492B1 KR 0128492 B1 KR0128492 B1 KR 0128492B1 KR 1019940006962 A KR1019940006962 A KR 1019940006962A KR 19940006962 A KR19940006962 A KR 19940006962A KR 0128492 B1 KR0128492 B1 KR 0128492B1
Authority
KR
South Korea
Prior art keywords
film
pad oxide
trench
oxide film
field
Prior art date
Application number
KR1019940006962A
Other languages
Korean (ko)
Inventor
권성구
Original Assignee
김주용
현대전자산업주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업주식회사 filed Critical 김주용
Priority to KR1019940006962A priority Critical patent/KR0128492B1/en
Application granted granted Critical
Publication of KR0128492B1 publication Critical patent/KR0128492B1/en

Links

Landscapes

  • Element Separation (AREA)
  • Local Oxidation Of Silicon (AREA)

Abstract

A method for the forming device isolation film of semiconductor devices comprises a first through ninth steps. The first step is to sequentially form a first pad oxide film and a field oxide mask film on the semiconductor substrate. The second step is to form a trench by the partial etching an exposed portion of the semiconductor substrate after a predetermined portion of the field oxide mask film and the first pad oxide film are etched. The third step is to form a second pad oxide film by a thermal oxide process inside the trench. The fourth step is to form an insulation film the selective etching ratio of which is excellent compared to the second pad oxide film. The fifth step is to expose a portion of the second pad oxide film on the bottom of the trench after a insulation film spacer is formed on the side wall of a field region defined by an isolation etch by the isotropic dry etching the insulation film. The sixth step is to remove the second pad oxide film on the bottom of the exposed trench. The seventh step is to form an epitaxial layer by the crystal growing on the semiconductor substrate exposed by removing the second pad oxide film. The eighth step is to form a field oxide film which is a device isolation layer by performing a field oxidation. The ninth step is to remove the field oxide mask film. Thereby, the process becomes simple.

Description

소자분리막 형성 방법Device Separator Formation Method

제1a도 내지 제1f도는 본 발명의 일실시예에 따른 소자분리막 형성 공정도.1A to 1F are process diagrams for forming an isolation layer according to an embodiment of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 실리콘 기판2,6 : 패드 산화막1 silicon substrate 2,6 pad oxide film

3 : 질화막 4 : 감광막3: nitride film 4: photosensitive film

5 : 트렌치7 : SRO막5: trench 7: SRO film

7' : 스페이서8 : 실리콘 에피택셜층7 ': spacer 8: silicon epitaxial layer

9 : 필드산화막9: field oxide film

본 발명은 반도체 제조 공정중 소자 분리막 형성 방법에 관한 것으로, 특히 SEG(Selective Epitaxy Growth : 이하 SEG라 칭함) 기술을 이용하는 소자분리막 형성 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming a device isolation layer in a semiconductor manufacturing process, and more particularly, to a method of forming a device isolation layer using SEG (Selective Epitaxy Growth) technology.

SEG 기술을 사용하는 소자분리막을 형성 공정은 절연막안에 기판을 노출시킨 후 이 노출된 기판을 성장시키는 기술로서, 트렌치 형성을 위한 플라즈마 식각시 플라즈마(Plasma) 손상(damage)이 없는 매우 양호한 실리콘 단경정 면을 준비하는데 공정이 매우 어려운 문제점이 있다.The process of forming a device isolation film using SEG technology is a technique of growing a substrate after exposing the substrate in the insulating film, which is very good silicon single crystal without plasma damage during plasma etching for trench formation. The process is very difficult to prepare the noodles.

상기 문제점을 해결하기 위하여 인출된 본 발명은 열산화막과 식각선택비가 우수한 절연막을 이용한 SEG 공정으로 소자분리막을 형성하는 소자분리막 형성 방법을 제공함을 그 목적으로 한다.The present invention, which is drawn out to solve the above problems, is to provide a device isolation film forming method for forming a device isolation film by the SEG process using a thermal oxide film and an insulating film excellent in etching selectivity.

상기 목적을 달성하기 위하여 본 발명은 반도체 기판상에 제1패드산화막 필드산화 마스크막을 차례로 형성하는 단계; 소정 부위의 상기 필드산화 마스크막 및 제1패드 산화막을 식각하고, 반도체 기판을 일부 식각하여 트렌치를 형성하는 단계: 상기 트렌치 내부에 열적 산화 공정으로 제2패드산화막을 형성하는 단계; 전체구조 표면에 상기 제2패드산화막에 대해 상대적으로 선택적 식각비가 우수한 절연막을 형성하는 단계; 상기 절연막을 비등방성 건식식각하여 아이솔레이션 식각으로 디파인된 필드지역의 측벽에 스페이서를 형성하는 동시에 트렌치 바닥의 제2패드산화막 일부를 노출시키는 단계; 상기 노출된 트렌치 바닥의 제2패드산화막을 제기하는 단계; 상기 제2패드산화막 제거에 의해 노출된 반도체 기판을 결정 성장시켜 에피택셜층을 형성하는 단계; 필드산화를 실시하여 소자분리막인 필드 산화막을 형성하는 단계; 상기 필드 산화 마스크막을 제거하는 단계를 포함하여 이루어지는 것을 특징으로 한다.In order to achieve the above object, the present invention comprises the steps of sequentially forming a first pad oxide film field oxide mask film on a semiconductor substrate; Etching the field oxide mask layer and the first pad oxide layer at a predetermined portion and forming a trench by partially etching the semiconductor substrate: forming a second pad oxide layer in the trench by a thermal oxidation process; Forming an insulating film having an excellent selective etching ratio with respect to the second pad oxide film on an entire structure surface; Anisotropic dry etching the insulating film to form a spacer on a sidewall of a field region defined by isolation etching and exposing a portion of the second pad oxide film at the bottom of the trench; Raising a second pad oxide layer of the exposed trench bottom; Crystal growing a semiconductor substrate exposed by removing the second pad oxide film to form an epitaxial layer; Performing field oxidation to form a field oxide film as a device isolation film; And removing the field oxide mask film.

이하, 첨부된 도면 제1a도 내지 제1f도를 참조하여 본 발명을 상세히 설명한다.Hereinafter, the present invention will be described in detail with reference to the accompanying drawings 1A to 1F.

먼저, 제1a도는 실리콘 기판(1) 상에 패드 산화막(2)을 50~500Å 형성하고, 상기 패드 산화막(2) 상에 질화막(3)을 100~3000Å 형성한 후 하고 필드 마스크를 사용하여 감광막(4)을 패터닝한다.First, FIG. 1A shows that the pad oxide film 2 is formed on the silicon substrate 1 by 50 to 500 microseconds, and the nitride film 3 is formed on the pad oxide film 2 to 100 to 3000 microseconds. Pattern (4).

이어서, 제1b도에 도시된 바와 같이 상기 감광막(4)을 식각장벽으로 하여 질화막(3), 패드 산화막(2)을 차례로 식각하고, 실리콘 기판(1)을 2000~7000Å 식각하여 트렌치(5)를 형성한 후 감광막(4)을 제거한다.Subsequently, as illustrated in FIG. 1B, the nitride film 3 and the pad oxide film 2 are sequentially etched using the photoresist film 4 as an etch barrier, and the silicon substrate 1 is etched at 2000 to 7000 Å to form the trench 5. After the formation of the photoresist film 4 is removed.

이어서, 제1c도와 같이 상기 트렌치(5) 내부에 두번째 패드 산화막(6)을 800~1200℃ 온도에서 50~1000Å가량 형성하고 전체구조 상부에 SRO(silicon rich oxide)막(7)을 100~5000Å 증착한다. 여기서 SRO막은 유전특성이 강한 물질로서 실리콘과 산화막의 중간 성질을 가지며 습식 식각시 식각비를 조절할 수 있는 절연막이다.Subsequently, as shown in FIG. 1C, the second pad oxide film 6 is formed in the trench 5 at about 50 to 1000 Pa at 800 to 1200 ° C., and the SRO (silicon rich oxide) film 7 is formed on the entire structure. Deposit. Here, the SRO film is a material having a strong dielectric property and has an intermediate property between silicon and an oxide film, and is an insulating film that can control the etching ratio during wet etching.

이어서, 제1d도와 같이 상기 SRO막(7)을 열 산화막인 두번째 패드 산화막(6)과 식각 선택비가 우수한 건식식각 방식으로 비등방성 식각을 진행하여 아이솔레이션 식각으로 디파인된 필드지역의 측벽에 스페이서(7')를 형성한다.Subsequently, as shown in FIG. 1D, the SRO film 7 is anisotropically etched by a dry etching method having an excellent etching selectivity with the second pad oxide film 6, which is a thermal oxide film, and the spacer 7 is formed on the sidewall of the field region defined by isolation etching. Form ').

계속해서, 제1e도와 같이 트렌치(5) 바닥에 노출된 두번째 패드 산화막(6)을 HF습식 세정이나 HF기상 세정등의 방법으로 제거하여 실리콘기판(1)을 노출 시킨 후, 이 지역에 실리콘 에피택셜층(8)을 형성한다.Subsequently, as shown in FIG. 1E, the second pad oxide film 6 exposed at the bottom of the trench 5 is removed by HF wet cleaning or HF vapor cleaning to expose the silicon substrate 1, and then the silicon epi The tactile layer 8 is formed.

계속해서, 제1f도와 같이 필드산화를 950~1200℃ 온도에서 300~3000Å 실시하고, 질화막(3)을 제거하면 최종적인 필드 산화막(9)만이 남게 된다.Subsequently, when the field oxidation is performed at 300 to 3000 Pa at 950 to 1200 DEG C and the nitride film 3 is removed as in Fig. 1f, only the final field oxide film 9 remains.

상기 본 발명에서 SRO막은 필드 산화막의 가장자리가 길게 늘어지면서 형성되는 새부리 모양을 감소시키며, SRO 물질 대신에 열 산화막과 식각선택비가 우수한 고온 산화막(HTO), 옥시나이트라이드등의 물질을 사용할 수 있다. 또한 상기 질화막(3) 하부에 폴리실리콘막을 더 형성하여 필드산화시 스트레스 버퍼(buffor) 역할을 하게 함으로써 양호한 프로파일(profile)과 낮은 밀도의 결함을 갖는 필드산화막을 얻을 수 있다.In the present invention, the SRO film reduces the shape of the beak formed as the edges of the field oxide film are elongated, and instead of the SRO material, a material such as a high temperature oxide film (HTO) and an oxynitride having excellent etching selectivity may be used. In addition, a polysilicon film is further formed below the nitride film 3 to serve as a stress buffer during field oxidation, thereby obtaining a field oxide film having defects of good profile and low density.

이상, 상기 설명과 같은 본 발명은 SEG 기술에서 가장 문제시 되었던 결정성정면을 확보할 수 있어 차세대 소자분리 방법으로 적용가능하며, 평탄화 공정시 필요없는 등 공정이 간소화 된다.As described above, the present invention as described above can secure the crystalline front, which was the most problematic in the SEG technology, can be applied as a next-generation device isolation method, and the process is not necessary during the planarization process.

Claims (3)

반도체 소자의 소자분리막 형성 방법에 있어서; 반도체 기판상에 제1패드산화막, 필드산화 마스크막을 차례로 형성하는 단계; 소정 부위의 상기 필드산화 마스크막 및 제1패드 산화막을 식각하고, 이에 의해 노출되는 반도체 기판을 일부 식각하여 트렌치를 형성하는 단계; 상기 트렌치 내부에 열적 산화공정으로 제2패드산화막을 형성하는 단계; 전체구조 표면에 상기 제2패드산화막에 대해 상대적으로 선택적 식각비가 우수한 절연막을 형성하는 단계; 상기 절연막을 비등방성 건식식각하여 아이솔레이션 식각으로 디파인된 필드지역의 측벽에 절연막 스페이서를 형성하고 이에 의해 트렌치 바닥의 상기 제2패드산화막 일부를 노출시키는 단계; 상기 노출된 트렌치 바닥의 제2패드산화막을 제거하는 단계; 상기 제2패드산화막 제거에 의해 노출된 반도체 기판을 결정 성장시켜 에피택셜층을 형성하는 단계; 필드산화를 실시하여 소자분리막인 필드 산화막을 형성하는 단계; 상기 필드 산화 마스크막을 제거하는 단계를 포함하여 이루어지는 것을 특징으로 하는 소자분리막 형성 방법.A device isolation film forming method of a semiconductor device; Sequentially forming a first pad oxide film and a field oxide mask film on a semiconductor substrate; Etching the field oxide mask layer and the first pad oxide layer at a predetermined portion, and forming a trench by partially etching the exposed semiconductor substrate; Forming a second pad oxide layer in the trench by a thermal oxidation process; Forming an insulating film having an excellent selective etching ratio with respect to the second pad oxide film on an entire structure surface; Anisotropic dry etching the insulating film to form an insulating film spacer on a sidewall of the field region defined by isolation etching, thereby exposing a portion of the second pad oxide film on the bottom of the trench; Removing the second pad oxide layer on the bottom of the exposed trench; Crystal growing a semiconductor substrate exposed by removing the second pad oxide film to form an epitaxial layer; Performing field oxidation to form a field oxide film as a device isolation film; And removing the field oxide mask film. 제1항에 있어서, 상기 필드산화 마스크막은 질화막 또는 폴리실리콘막 및 질화막의 이중구조막인 것을 특징으로 하는 소자분리막 형성 방법.The method of claim 1, wherein the field oxide mask film is a double structure film of a nitride film or a polysilicon film and a nitride film. 제1항에 있어서, 상기 절연막은 SRO(silicon rich oxide), 고온 산화막(HTO), 옥시나이트라이드막 중 어느 하나인 것을 특징으로 하는 소자분리막 형성 방법.The method of claim 1, wherein the insulating layer is any one of a silicon rich oxide (SRO), a high temperature oxide layer (HTO), and an oxynitride layer.
KR1019940006962A 1994-04-01 1994-04-01 Method for forming a isolating layer of capacitor KR0128492B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940006962A KR0128492B1 (en) 1994-04-01 1994-04-01 Method for forming a isolating layer of capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940006962A KR0128492B1 (en) 1994-04-01 1994-04-01 Method for forming a isolating layer of capacitor

Publications (1)

Publication Number Publication Date
KR0128492B1 true KR0128492B1 (en) 1998-04-01

Family

ID=19380355

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940006962A KR0128492B1 (en) 1994-04-01 1994-04-01 Method for forming a isolating layer of capacitor

Country Status (1)

Country Link
KR (1) KR0128492B1 (en)

Similar Documents

Publication Publication Date Title
JP2003273206A (en) Semiconductor and its manufacturing method
KR950004972B1 (en) Method of forming field oxide layer on semiconductor device
KR0157875B1 (en) Manufacture of semiconductor device
KR100209367B1 (en) Insulating film forming method of semiconductor device
JP2886126B2 (en) Device isolation method for semiconductor device
KR100555472B1 (en) Trench isolation method using selective epitaxial growth
KR20020042251A (en) Fabrication method of isolation structure for semiconductor device
TW200421525A (en) Method of forming shallow trench isolation(STI) with chamfered corner
KR0128492B1 (en) Method for forming a isolating layer of capacitor
CN111952357B (en) Semiconductor device and method of forming the same
KR100733685B1 (en) Method of manufacturing a trench in semiconductor device
KR100416813B1 (en) Field Oxide Formation Method of Semiconductor Device
KR100308198B1 (en) Method of device isolation for soi integrated circuits
KR100408863B1 (en) Method of forming a gate oxide in a semiconductor device
KR20010003615A (en) A method for forming trench type isolation layer in semiconductor device
KR100506454B1 (en) Method for Forming Device Isolation Film of Semiconductor Device
KR100277435B1 (en) How to Form Trench Isolation in Semiconductor Devices
KR19990074726A (en) Separation layer of semiconductor device and forming method thereof
KR20000003360A (en) Forming method of device isolation film using selective epitaxial growth technique
KR19990062237A (en) Trench type device isolation
KR940005720B1 (en) Manufacturing method for elements segregation of semiconductor device
KR100323720B1 (en) Elevated semiconductor layer and method for forming the same
KR20010003046A (en) method for forming self-align contact hole in semiconductor device
KR100290912B1 (en) Method for fabricating isolation region of semiconductor device
KR20000075301A (en) Method of forming trench type isolation layer in semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20091028

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee