JPWO2024176329A5 - - Google Patents

Info

Publication number
JPWO2024176329A5
JPWO2024176329A5 JP2025501957A JP2025501957A JPWO2024176329A5 JP WO2024176329 A5 JPWO2024176329 A5 JP WO2024176329A5 JP 2025501957 A JP2025501957 A JP 2025501957A JP 2025501957 A JP2025501957 A JP 2025501957A JP WO2024176329 A5 JPWO2024176329 A5 JP WO2024176329A5
Authority
JP
Japan
Prior art keywords
circuit
error correction
data
decoding
tendency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2025501957A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2024176329A1 (https=
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/JP2023/006153 external-priority patent/WO2024176329A1/ja
Publication of JPWO2024176329A1 publication Critical patent/JPWO2024176329A1/ja
Publication of JPWO2024176329A5 publication Critical patent/JPWO2024176329A5/ja
Pending legal-status Critical Current

Links

JP2025501957A 2023-02-21 2023-02-21 Pending JPWO2024176329A1 (https=)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2023/006153 WO2024176329A1 (ja) 2023-02-21 2023-02-21 誤り訂正回路、制御装置、及び方法

Publications (2)

Publication Number Publication Date
JPWO2024176329A1 JPWO2024176329A1 (https=) 2024-08-29
JPWO2024176329A5 true JPWO2024176329A5 (https=) 2025-10-30

Family

ID=92500396

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2025501957A Pending JPWO2024176329A1 (https=) 2023-02-21 2023-02-21

Country Status (2)

Country Link
JP (1) JPWO2024176329A1 (https=)
WO (1) WO2024176329A1 (https=)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08320713A (ja) * 1995-05-24 1996-12-03 Fanuc Ltd 数値制御装置
JPH1125005A (ja) * 1997-07-07 1999-01-29 Fanuc Ltd メモリ制御方法
JP2005252622A (ja) * 2004-03-03 2005-09-15 Kitakyushu Foundation For The Advancement Of Industry Science & Technology 通信装置及び通信方法
CN101331498A (zh) * 2005-12-14 2008-12-24 Nxp股份有限公司 用于通过无线电信道进行通信的方法和rfid读取器
JP2008191864A (ja) * 2007-02-02 2008-08-21 Toshiba Tec Corp データ処理装置及びその起動方法
JP6294251B2 (ja) * 2015-02-26 2018-03-14 ファナック株式会社 誤り訂正機能による寿命予測を有する制御装置
JP2019164762A (ja) * 2018-03-19 2019-09-26 ファナック株式会社 情報処理装置，機械学習装置及びシステム

Similar Documents

Publication Publication Date Title
CN107710326B (zh) 冗余存储器单元在操作寿命期间的动态启用
US10606713B2 (en) Using dual channel memory as single channel memory with command address recovery
EP2857971B1 (en) Method and device for repairing error data
US20040168101A1 (en) Redundant memory system and memory controller used therefor
US7171594B2 (en) Pausing a transfer of data
TWI528174B (zh) 基於可用記憶體空間選擇冗餘儲存組態
CN110990204B (zh) 内存压力测试方法、装置、设备及计算机可读存储介质
US20150236696A1 (en) Programmable circuit device and configuration information restoration method
KR101107446B1 (ko) 정보 처리 시스템 및 이 시스템의 기동/복구 방법
US11036597B2 (en) Semiconductor memory system and method of repairing the semiconductor memory system
US9728276B2 (en) Integrated circuits with built-in self test mechanism
JP2010049780A (ja) Ｅｃｃ回路、半導体記憶装置、メモリシステム
CN113393889A (zh) 记忆体系统
CN103870367A (zh) Sas扩展卡自动切换系统及方法
US9037948B2 (en) Error correction for memory systems
TW201423582A (zh) Sas擴展卡自動切換系統及方法
US9230687B2 (en) Implementing ECC redundancy using reconfigurable logic blocks
JPWO2024176329A5 (https=)
JP5910356B2 (ja) 電子装置、電子装置制御方法及び電子装置制御プログラム
CN112306382B (zh) 快闪存储器控制器、储存装置及其读取方法
US20240194282A1 (en) Flash memory module testing method and associated memory controller and memory device
CN113495676B (zh) 读写方法及存储器装置
CN113868000A (zh) 一种链路故障修复方法、系统及相关组件
US20200264953A1 (en) Error correction in data storage devices
JP6906435B2 (ja) 半導体装置