JPWO2023013649A1 - - Google Patents

Info

Publication number
JPWO2023013649A1
JPWO2023013649A1 JP2023540369A JP2023540369A JPWO2023013649A1 JP WO2023013649 A1 JPWO2023013649 A1 JP WO2023013649A1 JP 2023540369 A JP2023540369 A JP 2023540369A JP 2023540369 A JP2023540369 A JP 2023540369A JP WO2023013649 A1 JPWO2023013649 A1 JP WO2023013649A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2023540369A
Other languages
Japanese (ja)
Other versions
JP7798105B2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2023013649A1 publication Critical patent/JPWO2023013649A1/ja
Application granted granted Critical
Publication of JP7798105B2 publication Critical patent/JP7798105B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0875Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12Replacement control
    • G06F12/121Replacement control using replacement algorithms
    • G06F12/126Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2023540369A 2021-08-06 2022-08-02 データキャッシュ装置およびプログラム Active JP7798105B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2021129531 2021-08-06
JP2021129531 2021-08-06
PCT/JP2022/029689 WO2023013649A1 (ja) 2021-08-06 2022-08-02 データキャッシュ装置およびプログラム

Publications (2)

Publication Number Publication Date
JPWO2023013649A1 true JPWO2023013649A1 (https=) 2023-02-09
JP7798105B2 JP7798105B2 (ja) 2026-01-14

Family

ID=85155661

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023540369A Active JP7798105B2 (ja) 2021-08-06 2022-08-02 データキャッシュ装置およびプログラム

Country Status (2)

Country Link
JP (1) JP7798105B2 (https=)
WO (1) WO2023013649A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2025134368A (ja) * 2024-03-04 2025-09-17 キオクシア株式会社 キャッシュサーバおよびコンテンツ配信システム

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0844625A (ja) * 1994-07-28 1996-02-16 Nec Software Ltd バッファキャッシュ機構
JP2004192403A (ja) * 2002-12-12 2004-07-08 Fuji Xerox Co Ltd キャッシュメモリのデータ管理方法、及び情報処理装置
JP2015525940A (ja) * 2012-09-28 2015-09-07 インテル コーポレイション 不揮発性メモリにコードをキャッシュする方法、システムおよび装置
JP2019114013A (ja) * 2017-12-22 2019-07-11 株式会社富士通アドバンストエンジニアリング 演算処理装置及び演算処理装置の制御方法
US20200327061A1 (en) * 2017-12-29 2020-10-15 Huawei Technologies Co., Ltd. Data prefetching method and apparatus, and storage device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6791540B2 (ja) * 2019-02-28 2020-11-25 Necプラットフォームズ株式会社 畳み込み演算処理装置および畳み込み演算処理方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0844625A (ja) * 1994-07-28 1996-02-16 Nec Software Ltd バッファキャッシュ機構
JP2004192403A (ja) * 2002-12-12 2004-07-08 Fuji Xerox Co Ltd キャッシュメモリのデータ管理方法、及び情報処理装置
JP2015525940A (ja) * 2012-09-28 2015-09-07 インテル コーポレイション 不揮発性メモリにコードをキャッシュする方法、システムおよび装置
JP2019114013A (ja) * 2017-12-22 2019-07-11 株式会社富士通アドバンストエンジニアリング 演算処理装置及び演算処理装置の制御方法
US20200327061A1 (en) * 2017-12-29 2020-10-15 Huawei Technologies Co., Ltd. Data prefetching method and apparatus, and storage device

Also Published As

Publication number Publication date
WO2023013649A1 (ja) 2023-02-09
JP7798105B2 (ja) 2026-01-14

Similar Documents

Publication Publication Date Title
BR112023005462A2 (https=)
BR112023012656A2 (https=)
BR112021014123A2 (https=)
BR112023009656A2 (https=)
BR112022009896A2 (https=)
BR112021017747A2 (https=)
BR112022024743A2 (https=)
BR112022026905A2 (https=)
BR112023011738A2 (https=)
BR112023004146A2 (https=)
BR112023006729A2 (https=)
BR102021018859A2 (https=)
BR112023016292A2 (https=)
BR112023011610A2 (https=)
BR112023011539A2 (https=)
BR112023008976A2 (https=)
BR102021020147A2 (https=)
BR102021018926A2 (https=)
BR102021018167A2 (https=)
BR102021017576A2 (https=)
BR102021016837A2 (https=)
BR102021016551A2 (https=)
BR102021016375A2 (https=)
BR102021012003A2 (https=)
BR112021013417A2 (https=)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240201

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20240201

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240426

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250415

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20250613

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250715

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250909

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20251106

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20251125

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20251208

R150 Certificate of patent or registration of utility model

Ref document number: 7798105

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150