JPWO2021049351A1 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JPWO2021049351A1
JPWO2021049351A1 JP2021545226A JP2021545226A JPWO2021049351A1 JP WO2021049351 A1 JPWO2021049351 A1 JP WO2021049351A1 JP 2021545226 A JP2021545226 A JP 2021545226A JP 2021545226 A JP2021545226 A JP 2021545226A JP WO2021049351 A1 JPWO2021049351 A1 JP WO2021049351A1
Authority
JP
Japan
Prior art keywords
region
electric field
field relaxation
doping concentration
film thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021545226A
Other languages
Japanese (ja)
Other versions
JP7264263B2 (en
Inventor
洋輔 桜井
勇一 小野澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Publication of JPWO2021049351A1 publication Critical patent/JPWO2021049351A1/en
Application granted granted Critical
Publication of JP7264263B2 publication Critical patent/JP7264263B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H01L29/7398—Vertical transistors, e.g. vertical IGBT with both emitter and collector contacts in the same substrate side
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout
    • H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT

Abstract

半導体基板に設けられた第１導電型のドリフト領域と、ドリフト領域の上方に設けられた第２導電型のベース領域と、ベース領域とドリフト領域との間に設けられ、ドリフト領域よりもドーピング濃度の高い第１導電型の蓄積領域と、ベース領域と蓄積領域との間に設けられ、蓄積領域のドーピング濃度のピークよりもドーピング濃度の低い電界緩和領域とを備え、電界緩和領域と蓄積領域との境界は、蓄積領域のピークの半値位置であり、電界緩和領域の積分濃度が５Ｅ１４ｃｍ−２以上、５Ｅ１５ｃｍ−２以下である半導体装置を提供する。The first conductive type drift region provided on the semiconductor substrate, the second conductive type base region provided above the drift region, and the doping concentration provided between the base region and the drift region are higher than the drift region. The first conductive type storage region having a high value and the electric field relaxation region provided between the base region and the storage region and having a lower doping concentration than the peak of the doping concentration in the storage region are provided, and the electric field relaxation region and the storage region are provided. The boundary is the half-value position of the peak of the storage region, and provides a semiconductor device having an integrated concentration of 5E14 cm-2 or more and 5E15 cm-2 or less in the electric field relaxation region.

Description

本発明は、半導体装置に関する。 The present invention relates to a semiconductor device.

従来、トレンチ部の間のメサ部に蓄積領域を備える半導体装置が知られている（例えば、特許文献１−３参照）。
特許文献１ 特開２００５−３４７２８９号公報
特許文献２ 特開２００８−２０５０１５号公報
特許文献３ 特開２００７−３１１６２７号公報Conventionally, a semiconductor device having a storage region in a mesa portion between trench portions is known (see, for example, Patent Documents 1-3).
Patent Document 1 Japanese Patent Application Laid-Open No. 2005-347289 Patent Document 2 Japanese Patent Application Laid-Open No. 2008-205015 Patent Document 3 Japanese Patent Application Laid-Open No. 2007-316227

解決しようとする課題The problem to be solved

半導体装置の漏れ電流を抑制することが望ましい。 It is desirable to suppress the leakage current of the semiconductor device.

一般的開示General disclosure

本発明の第１の態様においては、半導体基板に設けられた第１導電型のドリフト領域と、ドリフト領域の上方に設けられた第２導電型のベース領域と、ベース領域とドリフト領域との間に設けられ、ドリフト領域よりもドーピング濃度の高い第１導電型の蓄積領域と、ベース領域と蓄積領域との間に設けられ、蓄積領域のドーピング濃度のピークよりもドーピング濃度の低い電界緩和領域とを備え、電界緩和領域と蓄積領域との境界は、蓄積領域のピークの半値位置であり、電界緩和領域の積分濃度が５Ｅ１４ｃｍ−２以上、５Ｅ１５ｃｍ−２以下である半導体装置を提供する。In the first aspect of the present invention, between the first conductive type drift region provided on the semiconductor substrate, the second conductive type base region provided above the drift region, and the base region and the drift region. A first conductive type storage region having a higher doping concentration than the drift region, and an electric field relaxation region having a doping concentration lower than the peak of the doping concentration in the storage region, which is provided between the base region and the storage region. Provided is a semiconductor device in which the boundary between the electric field relaxation region and the storage region is the half value position of the peak of the storage region, and the integrated concentration of the electric field relaxation region is 5E14 cm- 2 or more and 5E15 cm- 2 or less.

電界緩和領域の膜厚は、０．４μｍ以上、３．０μｍ以下であってよい。 The film thickness of the electric field relaxation region may be 0.4 μm or more and 3.0 μm or less.

電界緩和領域の膜厚は、１．０μｍ以上、１．８μｍ以下であってよい。 The film thickness of the electric field relaxation region may be 1.0 μm or more and 1.8 μm or less.

電界緩和領域の膜厚は、１．５μｍ以上、２．０μｍ以下であってよい。 The film thickness of the electric field relaxation region may be 1.5 μm or more and 2.0 μm or less.

電界緩和領域の膜厚は、蓄積領域の膜厚以上であってよい。 The film thickness of the electric field relaxation region may be equal to or larger than the film thickness of the storage region.

電界緩和領域は、ドリフト領域と同一のドーピング濃度の領域を含んでよい。 The electric field relaxation region may include a region having the same doping concentration as the drift region.

電界緩和領域は、蓄積領域のピークの半値よりも小さいピークを有してよい。 The field relaxation region may have a peak smaller than half the peak of the storage region.

蓄積領域のドーピング濃度は、ベース領域のドーピング濃度のピークよりも低くてよい。 The doping concentration in the accumulation region may be lower than the peak doping concentration in the base region.

蓄積領域のドーピング濃度は、１Ｅ１６ｃｍ−３以上、４Ｅ１６ｃｍ−３以下であってよい。The doping concentration in the accumulation region may be 1E16 cm -3 or more and 4E16 cm -3 or less.

蓄積領域の膜厚は、０．５μｍ以上、１．５μｍ以下であってよい。 The film thickness of the storage region may be 0.5 μm or more and 1.5 μm or less.

なお、上記の発明の概要は、本発明の特徴の全てを列挙したものではない。また、これらの特徴群のサブコンビネーションもまた、発明となりうる。 The outline of the above invention does not list all the features of the present invention. A subcombination of these feature groups can also be an invention.

実施例に係る半導体装置１００の断面の一例を示す。An example of the cross section of the semiconductor device 100 according to the embodiment is shown. 実施例に係る半導体装置１００の上面図の一例を示す。An example of the top view of the semiconductor device 100 according to the embodiment is shown. 実施例に係る半導体装置１００の深さ方向におけるドーピング濃度分布の一例を示す。An example of the doping concentration distribution in the depth direction of the semiconductor device 100 according to the embodiment is shown. 比較例に係る半導体装置５００の断面の一例を示す。An example of the cross section of the semiconductor device 500 according to the comparative example is shown. 比較例に係る半導体装置５００の深さ方向におけるドーピング濃度分布の一例を示す。An example of the doping concentration distribution in the depth direction of the semiconductor device 500 according to the comparative example is shown. 比較例に係る半導体装置５００の電流Ｉｃｅｓの実測波形を示す。The measured waveform of the current Ices of the semiconductor device 500 which concerns on a comparative example is shown. 比較例に係る半導体装置５００の電流Ｉｃｅｓのシミュレーション波形を示す。The simulation waveform of the current Ices of the semiconductor device 500 which concerns on a comparative example is shown. 電界緩和領域１７のドーピング濃度分布の一例を示す。An example of the doping concentration distribution of the electric field relaxation region 17 is shown. 電界緩和領域１７の膜厚Ｗに応じた電流Ｉｃｅｓの変化を示す。The change of the current Ices according to the film thickness W of the electric field relaxation region 17 is shown. 蓄積領域１６のピーク濃度と電界緩和領域１７の膜厚Ｗの関係を示す。The relationship between the peak concentration of the storage region 16 and the film thickness W of the electric field relaxation region 17 is shown. 蓄積領域１６のピーク濃度と電界緩和領域１７の積分濃度の関係を示す。The relationship between the peak concentration of the storage region 16 and the integrated concentration of the electric field relaxation region 17 is shown. 蓄積領域１６のピーク濃度、電界緩和領域１７の膜厚Ｗ、および電界緩和領域１７の積分濃度の関係を示す。The relationship between the peak concentration of the storage region 16, the film thickness W of the electric field relaxation region 17, and the integrated concentration of the electric field relaxation region 17 is shown. 実施例に係る半導体装置１００の断面図の拡大図の一例を示す。An example of an enlarged view of the sectional view of the semiconductor device 100 which concerns on an Example is shown. 実施例に係る半導体装置１００のドーピング濃度分布の他の例を示す。Another example of the doping concentration distribution of the semiconductor device 100 according to the embodiment is shown.

以下、発明の実施の形態を通じて本発明を説明するが、以下の実施形態は請求の範囲にかかる発明を限定するものではない。また、実施形態の中で説明されている特徴の組み合わせの全てが発明の解決手段に必須であるとは限らない。 Hereinafter, the present invention will be described through embodiments of the invention, but the following embodiments do not limit the invention according to the claims. Also, not all combinations of features described in the embodiments are essential to the means of solving the invention.

本明細書においては半導体基板の深さ方向と平行な方向における一方の側を「上」、他方の側を「下」と称する。また、基板、層またはその他の部材の２つの主面のうち、一方の面を上面、他方の面を下面と称する。「上」、「下」の方向は重力方向に限定されない。 In the present specification, one side in the direction parallel to the depth direction of the semiconductor substrate is referred to as "upper", and the other side is referred to as "lower". Further, of the two main surfaces of the substrate, the layer or the other member, one surface is referred to as an upper surface and the other surface is referred to as a lower surface. The "up" and "down" directions are not limited to the direction of gravity.

本明細書では、Ｘ軸、Ｙ軸およびＺ軸の直交座標軸を用いて技術的事項を説明する場合がある。本明細書では、半導体基板の上面と平行な面をＸＹ面とし、半導体基板の深さ方向をＺ軸とする。 In the present specification, technical matters may be described using orthogonal coordinate axes of X-axis, Y-axis, and Z-axis. In the present specification, the plane parallel to the upper surface of the semiconductor substrate is defined as the XY plane, and the depth direction of the semiconductor substrate is defined as the Z axis.

各実施例においては、第１導電型をＮ型、第２導電型をＰ型とした例を示しているが、第１導電型をＰ型、第２導電型をＮ型としてもよい。この場合、各実施例における基板、層、領域等の導電型は、それぞれ逆の極性となる。 In each embodiment, an example in which the first conductive type is N type and the second conductive type is P type is shown, but the first conductive type may be P type and the second conductive type may be N type. In this case, the conductive types such as the substrate, the layer, and the region in each embodiment have opposite polarities.

本明細書においてドーピング濃度とは、ドナーまたはアクセプタ化した不純物の濃度を指す。本明細書においてドナーおよびアクセプタの濃度差をドーピング濃度とする場合がある。また、ドーピング領域におけるドーピング濃度分布のピーク値を、当該ドーピング領域におけるドーピング濃度とする場合がある。 As used herein, the doping concentration refers to the concentration of a donor or accepted impurity. In the present specification, the concentration difference between the donor and the acceptor may be referred to as a doping concentration. Further, the peak value of the doping concentration distribution in the doping region may be used as the doping concentration in the doping region.

本明細書では、ＮまたはＰを冠記した層や領域では、それぞれ電子または正孔が多数キャリアであることを意味する。また、ＮやＰに付す＋および−は、それぞれ、それが付されていない層や領域よりも高ドーピング濃度および低ドーピング濃度であることを意味する。 As used herein, it means that the electron or hole is a large number of carriers in the layer or region marked with N or P, respectively. Further, + and-attached to N and P mean that the doping concentration is higher and the doping concentration is lower than that of the layer or region to which it is not attached, respectively.

図１Ａは、実施例に係る半導体装置１００の断面の一例を示す。図１Ａに示す各部材は、図面の紙面と垂直な方向に延伸して形成されている。半導体装置１００は、伝導度変調によりオン抵抗およびオン電圧を低減する。半導体装置１００は、一例としてＩＧＢＴ（Ｉｎｓｕｌａｔｅｄ Ｇａｔｅ Ｂｉｐｏｌａｒ Ｔｒａｎｓｉｓｔｏｒ）を有する半導体チップである。本例の半導体装置１００は、当該断面において半導体基板１０、層間絶縁膜２６、エミッタ電極５２およびコレクタ電極２４を有する。 FIG. 1A shows an example of a cross section of the semiconductor device 100 according to the embodiment. Each member shown in FIG. 1A is formed by stretching in a direction perpendicular to the paper surface of the drawing. The semiconductor device 100 reduces on-resistance and on-voltage by conductivity modulation. The semiconductor device 100 is a semiconductor chip having an IGBT (Insulated Gate Bipolar Transistor) as an example. The semiconductor device 100 of this example has a semiconductor substrate 10, an interlayer insulating film 26, an emitter electrode 52, and a collector electrode 24 in the cross section.

層間絶縁膜２６は、半導体基板１０のおもて面２１に設けられる。層間絶縁膜２６は、例えばリンが添加されたシリケートガラス膜（ＰＳＧ膜）、または、リンおよびボロンが添加されたシリケートガラス膜（ＢＰＳＧ膜）である。 The interlayer insulating film 26 is provided on the front surface 21 of the semiconductor substrate 10. The interlayer insulating film 26 is, for example, a silicate glass film (PSG film) to which phosphorus is added, or a silicate glass film (BPSG film) to which phosphorus and boron are added.

コンタクトホール５４は、層間絶縁膜２６に設けられた開口である。コンタクトホール５４は、半導体基板１０のおもて面２１を露出させ、エミッタ電極５２とおもて面２１とを接続するために設けられる。本例のコンタクトホール５４は、メサ部６０の中央に設けられているが、これに限定されない。 The contact hole 54 is an opening provided in the interlayer insulating film 26. The contact hole 54 is provided to expose the front surface 21 of the semiconductor substrate 10 and to connect the emitter electrode 52 and the front surface 21. The contact hole 54 of this example is provided in the center of the mesa portion 60, but is not limited thereto.

エミッタ電極５２は、半導体基板１０のおもて面２１の上方に設けられる。本例のエミッタ電極５２は、層間絶縁膜２６の上面に形成される。エミッタ電極５２は、半導体基板１０のおもて面２１の一部の領域と接触してよい。エミッタ電極５２は、コンタクトホール５４内にも形成され、エミッタ領域１２と接触する。また、層間絶縁膜２６は、エミッタ電極５２とゲート導電部４４との間を絶縁する。 The emitter electrode 52 is provided above the front surface 21 of the semiconductor substrate 10. The emitter electrode 52 of this example is formed on the upper surface of the interlayer insulating film 26. The emitter electrode 52 may come into contact with a part of the front surface 21 of the semiconductor substrate 10. The emitter electrode 52 is also formed in the contact hole 54 and comes into contact with the emitter region 12. Further, the interlayer insulating film 26 insulates between the emitter electrode 52 and the gate conductive portion 44.

コレクタ電極２４は、半導体基板１０の裏面２３に設けられる。エミッタ電極５２およびコレクタ電極２４は、金属等の導電材料で形成される。例えばエミッタ電極５２およびコレクタ電極２４は、アルミニウムを含む導電材料で形成されてよい。また、エミッタ電極５２およびコレクタ電極２４において、絶縁膜の開口内等の微細な領域に形成される部分は、タングステンを含む導電材料で形成されてもよい。 The collector electrode 24 is provided on the back surface 23 of the semiconductor substrate 10. The emitter electrode 52 and the collector electrode 24 are made of a conductive material such as metal. For example, the emitter electrode 52 and the collector electrode 24 may be formed of a conductive material containing aluminum. Further, in the emitter electrode 52 and the collector electrode 24, the portion formed in a fine region such as the inside of the opening of the insulating film may be formed of a conductive material containing tungsten.

半導体基板１０は、シリコン基板または化合物半導体基板であってよい。半導体基板１０は、炭化シリコン基板であっても、窒化ガリウム等の窒化物半導体基板等であってもよい。本例の半導体基板１０は、シリコン基板である。 The semiconductor substrate 10 may be a silicon substrate or a compound semiconductor substrate. The semiconductor substrate 10 may be a silicon carbide substrate, a nitride semiconductor substrate such as gallium nitride, or the like. The semiconductor substrate 10 of this example is a silicon substrate.

ドリフト領域１８は、半導体基板１０に設けられた第１導電型の領域である。本例のドリフト領域１８は、一例としてＮ−型である。ドリフト領域１８は、半導体基板１０において他のドーピング領域が形成されずに残存した領域であってよい。即ち、ドリフト領域１８のドーピング濃度は半導体基板１０のドーピング濃度であってよい。 The drift region 18 is a first conductive type region provided on the semiconductor substrate 10. The drift region 18 of this example is N-type as an example. The drift region 18 may be a region remaining in the semiconductor substrate 10 without forming another doping region. That is, the doping concentration of the drift region 18 may be the doping concentration of the semiconductor substrate 10.

エミッタ領域１２は、半導体基板１０のおもて面２１側に設けられた第１導電型の領域である。エミッタ領域１２は、一例としてＮ＋型である。エミッタ領域１２は、ダミートレンチ部３０またはゲートトレンチ部４０と接して設けられる。エミッタ領域１２は、隣接するトレンチ部の間のメサ部６０において、一方のトレンチ部から他方のトレンチ部まで延伸して設けられる。 The emitter region 12 is a first conductive type region provided on the front surface 21 side of the semiconductor substrate 10. The emitter region 12 is N + type as an example. The emitter region 12 is provided in contact with the dummy trench portion 30 or the gate trench portion 40. The emitter region 12 is provided so as to extend from one trench portion to the other trench portion in the mesa portion 60 between the adjacent trench portions.

ベース領域１４は、半導体基板１０のおもて面２１側に設けられた第２導電型の領域である。ベース領域１４は、一例としてＰ−型である。ベース領域１４は、エミッタ領域１２の下方に設けられる。また、ベース領域１４は、ドリフト領域１８の上方に設けられる。 The base region 14 is a second conductive type region provided on the front surface 21 side of the semiconductor substrate 10. The base region 14 is P-type as an example. The base region 14 is provided below the emitter region 12. Further, the base region 14 is provided above the drift region 18.

蓄積領域１６は、ベース領域１４とドリフト領域１８との間に設けられた第１導電型の領域である。本例の蓄積領域１６は、一例としてＮ型である。蓄積領域１６は、ダミートレンチ部３０またはゲートトレンチ部４０に接して設けられる。蓄積領域１６のドーピング濃度は、ドリフト領域１８のドーピング濃度よりも高い。蓄積領域１６は、半導体基板１０の裏面２３側からドリフト領域１８に注入された正孔が、半導体基板１０のおもて面２１側に抜けることを抑制して、ドリフト領域１８の上面側におけるキャリア密度を高める。このように、蓄積領域１６は、キャリア注入促進効果（ＩＥ効果）により、半導体装置１００を伝導度変調させる。これにより、半導体装置１００の導通抵抗が下がり、オン電圧を低減できる。 The storage region 16 is a first conductive type region provided between the base region 14 and the drift region 18. The storage area 16 of this example is N-type as an example. The storage area 16 is provided in contact with the dummy trench portion 30 or the gate trench portion 40. The doping concentration of the accumulation region 16 is higher than the doping concentration of the drift region 18. The storage region 16 suppresses the holes injected into the drift region 18 from the back surface 23 side of the semiconductor substrate 10 from exiting to the front surface 21 side of the semiconductor substrate 10, and the carrier on the upper surface side of the drift region 18. Increase the density. As described above, the storage region 16 modulates the conductivity of the semiconductor device 100 by the carrier injection promoting effect (IE effect). As a result, the conduction resistance of the semiconductor device 100 is lowered, and the on-voltage can be reduced.

電界緩和領域１７は、ベース領域１４と蓄積領域１６との間に設けられる。電界緩和領域１７の上端は、ベース領域１４と電界緩和領域１７との間のジャンクション位置である。電界緩和領域１７の下端は、蓄積領域１６のドーピング濃度のピークに対する半値位置である。電界緩和領域１７は、一例としてＮ−型である。 The electric field relaxation region 17 is provided between the base region 14 and the storage region 16. The upper end of the electric field relaxation region 17 is a junction position between the base region 14 and the electric field relaxation region 17. The lower end of the electric field relaxation region 17 is a half-value position with respect to the peak of the doping concentration of the storage region 16. The electric field relaxation region 17 is N-type as an example.

電界緩和領域１７のドーピング濃度は、蓄積領域１６のドーピング濃度のピークよりも低い。電界緩和領域１７のドーピング濃度は、ベース領域１４のドーピング濃度のピークよりも低くてよい。電界緩和領域１７では、空乏層が伸びやすくなり、電界の集中を緩和することができる。 The doping concentration in the electric field relaxation region 17 is lower than the peak of the doping concentration in the storage region 16. The doping concentration in the electric field relaxation region 17 may be lower than the peak doping concentration in the base region 14. In the electric field relaxation region 17, the depletion layer tends to grow, and the concentration of the electric field can be relaxed.

一例において、電界緩和領域１７は、ドリフト領域１８と同一のドーピング濃度の領域を有する。電界緩和領域１７は、ドリフト領域１８と同一のドーピング濃度の領域を予め定められた膜厚で有する。例えば、電界緩和領域１７は、ドリフト領域１８と同一のドーピング濃度の領域を膜厚０．５μｍ以上有する。 In one example, the electric field relaxation region 17 has a region having the same doping concentration as the drift region 18. The electric field relaxation region 17 has a region having the same doping concentration as the drift region 18 with a predetermined film thickness. For example, the electric field relaxation region 17 has a region having the same doping concentration as the drift region 18 and has a film thickness of 0.5 μm or more.

電界緩和領域１７の膜厚Ｗは、高電圧印加時にＣ−Ｅ間の漏れ電流を抑制できるように設定される。Ｃ−Ｅ間の漏れ電流とは、コレクタ電極２４とエミッタ電極５２との間を流れる電流Ｉｃｅｓの漏れ電流を指す。一例において、電界緩和領域１７の膜厚Ｗは、蓄積領域１６とベース領域１４との間の電界を緩和して、漏れ電流が抑制されるように設定される。 The film thickness W of the electric field relaxation region 17 is set so as to suppress the leakage current between CE when a high voltage is applied. The leakage current between CE refers to the leakage current of the current Ices flowing between the collector electrode 24 and the emitter electrode 52. In one example, the film thickness W of the electric field relaxation region 17 is set so that the electric field between the storage region 16 and the base region 14 is relaxed and the leakage current is suppressed.

例えば、電界緩和領域１７の膜厚Ｗは、蓄積領域１６の膜厚以上である。電界緩和領域１７の膜厚を厚くすることによって、漏れ電流を抑制しやすくなる。また、電界緩和領域１７の膜厚Ｗは、蓄積領域１６の膜厚以下であってよい。電界緩和領域１７の膜厚Ｗは０．４μｍ以上、３．０μｍ以下であってよい。電界緩和領域１７の膜厚Ｗは１．０μｍ以上、１．８μｍ以下であってよい。電界緩和領域１７の膜厚Ｗは１．５μｍ以上、２．０μｍ以下であってよい。 For example, the film thickness W of the electric field relaxation region 17 is equal to or larger than the film thickness of the storage region 16. By increasing the film thickness of the electric field relaxation region 17, it becomes easy to suppress the leakage current. Further, the film thickness W of the electric field relaxation region 17 may be equal to or less than the film thickness of the storage region 16. The film thickness W of the electric field relaxation region 17 may be 0.4 μm or more and 3.0 μm or less. The film thickness W of the electric field relaxation region 17 may be 1.0 μm or more and 1.8 μm or less. The film thickness W of the electric field relaxation region 17 may be 1.5 μm or more and 2.0 μm or less.

バッファ領域２０は、ドリフト領域１８の下方に設けられた第１導電型の領域である。本例のバッファ領域２０は、一例としてＮ＋型である。バッファ領域２０のドーピング濃度は、ドリフト領域１８のドーピング濃度よりも高い。バッファ領域２０は、ベース領域１４の下面側から広がる空乏層が、第２導電型のコレクタ領域２２および第１導電型のカソード領域に到達することを防ぐフィールドストップ層として機能してよい。 The buffer region 20 is a first conductive type region provided below the drift region 18. The buffer area 20 of this example is an N + type as an example. The doping concentration in the buffer region 20 is higher than the doping concentration in the drift region 18. The buffer region 20 may function as a field stop layer that prevents the depletion layer extending from the lower surface side of the base region 14 from reaching the collector region 22 of the second conductive type and the cathode region of the first conductive type.

ダミートレンチ部３０およびゲートトレンチ部４０は、予め定められた配列方向（本例ではＸ軸方向）に沿って予め定められた間隔で配列される。ダミートレンチ部３０およびゲートトレンチ部４０は、半導体基板１０のおもて面２１に平行であって配列方向と垂直な延伸方向（本例ではＹ軸方向）に沿って延伸する。ダミートレンチ部３０およびゲートトレンチ部４０は、半導体基板１０のおもて面２１側から、エミッタ領域１２、ベース領域１４、電界緩和領域１７および蓄積領域１６を貫通して、ドリフト領域１８まで延伸する。 The dummy trench portion 30 and the gate trench portion 40 are arranged at predetermined intervals along a predetermined arrangement direction (X-axis direction in this example). The dummy trench portion 30 and the gate trench portion 40 are stretched along a stretching direction (in this example, the Y-axis direction) parallel to the front surface 21 of the semiconductor substrate 10 and perpendicular to the arrangement direction. The dummy trench portion 30 and the gate trench portion 40 extend from the front surface 21 side of the semiconductor substrate 10 to the drift region 18 through the emitter region 12, the base region 14, the electric field relaxation region 17, and the storage region 16. ..

ゲートトレンチ部４０は、ゲート電位に設定されている。ゲートトレンチ部４０は、おもて面２１に形成されたゲートトレンチ、ゲート絶縁膜４２およびゲート導電部４４を有する。 The gate trench portion 40 is set to the gate potential. The gate trench portion 40 has a gate trench formed on the front surface 21, a gate insulating film 42, and a gate conductive portion 44.

ゲート絶縁膜４２は、ゲートトレンチの内壁を覆って形成される。ゲート絶縁膜４２は、ゲートトレンチの内壁の半導体を酸化または窒化して形成してよい。ゲート絶縁膜４２は、ゲート導電部４４と半導体基板１０とを絶縁する。 The gate insulating film 42 is formed so as to cover the inner wall of the gate trench. The gate insulating film 42 may be formed by oxidizing or nitriding the semiconductor on the inner wall of the gate trench. The gate insulating film 42 insulates the gate conductive portion 44 and the semiconductor substrate 10.

ゲート導電部４４は、ゲートトレンチの内部においてゲート絶縁膜４２よりも内側に形成される。ゲート導電部４４は、ポリシリコン等の導電材料で形成される。ゲート導電部４４は、おもて面２１において層間絶縁膜２６により覆われる。ゲート導電部４４は、少なくとも隣接するベース領域１４と対向する領域を含む。ゲート導電部４４に予め定められた電圧が印加されると、ベース領域１４のうちゲートトレンチ部４０に接する界面の表層にチャネルが形成される。本例のゲート導電部４４は、蓄積領域１６の下面よりも、半導体基板１０の裏面２３側に突出する部分を有する。 The gate conductive portion 44 is formed inside the gate trench and inside the gate insulating film 42. The gate conductive portion 44 is formed of a conductive material such as polysilicon. The gate conductive portion 44 is covered with the interlayer insulating film 26 on the front surface 21. The gate conductive portion 44 includes at least a region facing the adjacent base region 14. When a predetermined voltage is applied to the gate conductive portion 44, a channel is formed on the surface layer of the interface of the base region 14 in contact with the gate trench portion 40. The gate conductive portion 44 of this example has a portion that protrudes from the lower surface of the storage region 16 toward the back surface 23 side of the semiconductor substrate 10.

ダミートレンチ部３０は、エミッタ電位に設定されている。ダミートレンチ部３０は、おもて面２１側に形成されたダミートレンチ、ダミー絶縁膜３２およびダミー導電部３４を有する。 The dummy trench portion 30 is set to the emitter potential. The dummy trench portion 30 has a dummy trench formed on the front surface 21 side, a dummy insulating film 32, and a dummy conductive portion 34.

ダミー絶縁膜３２は、ダミートレンチの内壁を覆って形成される。ダミー絶縁膜３２は、ダミートレンチの内壁の半導体を酸化または窒化して形成してよい。ダミー絶縁膜３２は、ダミー導電部３４と半導体基板１０とを絶縁する。 The dummy insulating film 32 is formed so as to cover the inner wall of the dummy trench. The dummy insulating film 32 may be formed by oxidizing or nitriding the semiconductor on the inner wall of the dummy trench. The dummy insulating film 32 insulates the dummy conductive portion 34 and the semiconductor substrate 10.

ダミー導電部３４は、ダミートレンチの内部に形成され、且つ、ダミー絶縁膜３２よりも内側に形成される。ダミー導電部３４は、ポリシリコン等の導電材料で形成される。ダミー導電部３４は、おもて面２１において層間絶縁膜２６により覆われる。 The dummy conductive portion 34 is formed inside the dummy trench and inside the dummy insulating film 32. The dummy conductive portion 34 is formed of a conductive material such as polysilicon. The dummy conductive portion 34 is covered with the interlayer insulating film 26 on the front surface 21.

本例の半導体装置１００は、１つのゲートトレンチ部４０と、２つのダミートレンチ部３０とが、この順で繰り返し配列された構造を備える。トレンチ部の配列構造は本例に限られない。複数のゲートトレンチ部４０が連続して配置されてもよい。１つのダミートレンチ部３０が２つのゲートトレンチ部４０に挟まれて配置されてもよい。半導体装置１００は、トレンチ部としてゲートトレンチ部４０のみを備えてもよい。 The semiconductor device 100 of this example has a structure in which one gate trench portion 40 and two dummy trench portions 30 are repeatedly arranged in this order. The arrangement structure of the trench portion is not limited to this example. A plurality of gate trench portions 40 may be continuously arranged. One dummy trench portion 30 may be arranged so as to be sandwiched between two gate trench portions 40. The semiconductor device 100 may include only the gate trench portion 40 as the trench portion.

メサ部６０は、２つのトレンチ部に挟まれた半導体基板１０の領域である。メサ部６０には、エミッタ領域１２、ベース領域１４、電界緩和領域１７および蓄積領域１６が設けられている。 The mesa portion 60 is a region of the semiconductor substrate 10 sandwiched between the two trench portions. The mesa section 60 is provided with an emitter region 12, a base region 14, an electric field relaxation region 17, and a storage region 16.

図１Ｂは、実施例に係る半導体装置１００の上面図の一例を示す。図１ＢのＢ−Ｂ'断面が図１Ａで示した断面図に相当する。 FIG. 1B shows an example of a top view of the semiconductor device 100 according to the embodiment. The BB'cross section of FIG. 1B corresponds to the cross section shown in FIG. 1A.

コンタクト領域１５は、ベース領域１４よりもドーピング濃度の高い第２導電型の領域である。本例のコンタクト領域１５は、一例としてＰ＋型である。本例のコンタクト領域１５は、メサ部６０のおもて面２１に設けられる。本例のコンタクト領域１５は、ダミートレンチ部３０およびゲートトレンチ部４０と接している。 The contact region 15 is a second conductive type region having a higher doping concentration than the base region 14. The contact region 15 of this example is a P + type as an example. The contact area 15 of this example is provided on the front surface 21 of the mesa portion 60. The contact region 15 of this example is in contact with the dummy trench portion 30 and the gate trench portion 40.

メサ部６０において、エミッタ領域１２およびコンタクト領域１５が、半導体基板１０のおもて面２１に設けられる。エミッタ領域１２およびコンタクト領域１５は、メサ部６０と隣り合う２つのトレンチ部にそれぞれ接して設けられている。エミッタ領域１２およびコンタクト領域１５は、延伸方向において交互に設けられている。エミッタ領域１２およびコンタクト領域１５は、延伸方向において同一の間隔で設けられている。但し、エミッタ領域１２の幅は、延伸方向において、コンタクト領域１５の幅よりも大きくてもよいし、小さくてもよい。 In the mesa portion 60, the emitter region 12 and the contact region 15 are provided on the front surface 21 of the semiconductor substrate 10. The emitter region 12 and the contact region 15 are provided in contact with two trench portions adjacent to the mesa portion 60, respectively. The emitter region 12 and the contact region 15 are provided alternately in the stretching direction. The emitter region 12 and the contact region 15 are provided at the same interval in the stretching direction. However, the width of the emitter region 12 may be larger or smaller than the width of the contact region 15 in the stretching direction.

コンタクトホール５４は、延伸方向に延伸して設けられる。コンタクトホール５４は、エミッタ領域１２およびコンタクト領域１５の各領域の上方に形成される。なお、コンタクトホール５４および層間絶縁膜２６は、図面を簡潔にするために省略されている。 The contact hole 54 is provided by being stretched in the stretching direction. The contact hole 54 is formed above each region of the emitter region 12 and the contact region 15. The contact hole 54 and the interlayer insulating film 26 are omitted for the sake of brevity in the drawings.

図１Ｃは、実施例に係る半導体装置１００の深さ方向におけるドーピング濃度分布の一例を示す。縦軸はドーピング濃度（ｃｍ−３）を対数で示し、横軸は半導体基板１０のおもて面２１からの深さ（μｍ）を示す。FIG. 1C shows an example of a doping concentration distribution in the depth direction of the semiconductor device 100 according to the embodiment. The vertical axis indicates the doping concentration (cm -3 ) in a logarithm, and the horizontal axis indicates the depth (μm) of the semiconductor substrate 10 from the front surface 21.

本例のドーピング濃度分布は、図１ＡのＡ−Ａ'断面のドーピング濃度分布を示す。つまり、図１ＡのＡ−Ａ'断面に対応して、エミッタ領域１２、ベース領域１４、電界緩和領域１７、蓄積領域１６およびドリフト領域１８におけるドーピング濃度分布を示している。深さＤ１〜深さＤ４は、半導体基板１０のおもて面２１からの深さを示す。 The doping concentration distribution of this example shows the doping concentration distribution of the AA'cross section of FIG. 1A. That is, the doping concentration distribution in the emitter region 12, the base region 14, the electric field relaxation region 17, the storage region 16 and the drift region 18 is shown corresponding to the AA'cross section of FIG. 1A. Depths D1 to D4 indicate the depth of the semiconductor substrate 10 from the front surface 21.

深さＤ１は、半導体基板１０のおもて面２１を基準とした、エミッタ領域１２の下端の深さを示す。即ち、深さＤ１は、エミッタ領域１２とベース領域１４との境界位置に対応する。深さＤ１は、Ｎ型のエミッタ領域１２とＰ型のベース領域１４との間におけるドーピング濃度分布のジャンクションの深さである。例えば、深さＤ１は、半導体基板１０のおもて面２１から０．３μｍ以上、０．８μｍ以下の範囲内に設定される。 The depth D1 indicates the depth of the lower end of the emitter region 12 with respect to the front surface 21 of the semiconductor substrate 10. That is, the depth D1 corresponds to the boundary position between the emitter region 12 and the base region 14. The depth D1 is the depth of the junction of the doping concentration distribution between the N-type emitter region 12 and the P-type base region 14. For example, the depth D1 is set within the range of 0.3 μm or more and 0.8 μm or less from the front surface 21 of the semiconductor substrate 10.

エミッタ領域１２のドーピング濃度は、半導体基板１０のおもて面２１近傍（すなわち、深さ０μｍ近傍）で最大の値を示す。エミッタ領域１２のドーピング濃度の最大値は、１Ｅ２０ｃｍ−３以上であってよい。なお、Ｅは１０のべき乗を意味し、例えば１Ｅ２０ｃｍ−３は１×１０２０ｃｍ−３を意味する。The doping concentration of the emitter region 12 shows the maximum value in the vicinity of the front surface 21 of the semiconductor substrate 10 (that is, in the vicinity of the depth of 0 μm). The maximum value of the doping concentration in the emitter region 12 may be 1E20 cm -3 or more. Incidentally, E is meant a power of 10, for example, 1E20 cm -3 means 1 × 10 20 cm -3.

深さＤ２は、半導体基板１０のおもて面２１を基準とした、ベース領域１４の下端の深さを示す。深さＤ２は、ベース領域１４と電界緩和領域１７との境界位置に対応する。深さＤ２は、Ｐ型のベース領域１４とＮ型の電界緩和領域１７との間におけるドーピング濃度分布のジャンクションの深さである。例えば、深さＤ２は、半導体基板１０のおもて面２１から１．５μｍ以上、２．５μｍ以下の範囲内に設定される。 The depth D2 indicates the depth of the lower end of the base region 14 with respect to the front surface 21 of the semiconductor substrate 10. The depth D2 corresponds to the boundary position between the base region 14 and the electric field relaxation region 17. The depth D2 is the depth of the junction of the doping concentration distribution between the P-type base region 14 and the N-type electric field relaxation region 17. For example, the depth D2 is set within the range of 1.5 μm or more and 2.5 μm or less from the front surface 21 of the semiconductor substrate 10.

ベース領域１４のドーピング濃度のピークＰ１は、５Ｅ１６ｃｍ−３以上、５Ｅ１７ｃｍ−３以下である。本実施例において、ベース領域１４のドーピング濃度のピークＰ１は、半導体基板１０のおもて面２１から０．８μｍ以上、１．８μｍ以下の範囲内に設けられている。The peak P1 of the doping concentration in the base region 14 is 5E16 cm -3 or more and 5E17 cm -3 or less. In this embodiment, the peak P1 of the doping concentration in the base region 14 is provided within the range of 0.8 μm or more and 1.8 μm or less from the front surface 21 of the semiconductor substrate 10.

深さＤ３は、半導体基板１０のおもて面２１を基準とした、電界緩和領域１７の下端の深さを示す。深さＤ３は、電界緩和領域１７と蓄積領域１６との境界位置に対応する。本例の深さＤ３は、ドーピング濃度分布において、蓄積領域１６のピークＰ２の半値Ｐｈとなる位置を蓄積領域１６と電界緩和領域１７との境界位置として決定されている。 The depth D3 indicates the depth of the lower end of the electric field relaxation region 17 with respect to the front surface 21 of the semiconductor substrate 10. The depth D3 corresponds to the boundary position between the electric field relaxation region 17 and the storage region 16. The depth D3 of this example is determined in the doping concentration distribution as the boundary position between the storage region 16 and the electric field relaxation region 17 at a position where the peak P2 of the storage region 16 becomes a half value Ph.

ここで、電界緩和領域１７のドーピング濃度は、ベース領域１４のドーピング濃度のピークＰ１よりも低い。また、電界緩和領域１７のドーピング濃度は、蓄積領域１６のドーピング濃度のピークＰ２よりも低い。電界緩和領域１７は、ドリフト領域１８と同一のドーピング濃度の領域を有してよい。この場合、電界緩和領域１７は、ドリフト領域１８が残存した領域とすることができるので、電界緩和領域１７のために追加でイオン注入する必要がない。よって、半導体装置１００の製造コストが低減される。 Here, the doping concentration in the electric field relaxation region 17 is lower than the peak P1 of the doping concentration in the base region 14. Further, the doping concentration in the electric field relaxation region 17 is lower than the peak P2 of the doping concentration in the storage region 16. The electric field relaxation region 17 may have a region having the same doping concentration as the drift region 18. In this case, the electric field relaxation region 17 can be a region where the drift region 18 remains, so that it is not necessary to implant additional ions for the electric field relaxation region 17. Therefore, the manufacturing cost of the semiconductor device 100 is reduced.

深さＤ４は、半導体基板１０のおもて面２１を基準とした、蓄積領域１６の下端の深さを示す。深さＤ４は、ドリフト領域１８の濃度と同一となる深さに対応する。例えば、深さＤ４は、半導体基板１０のおもて面２１から２．５μｍ以上、５．０μｍ以下の範囲内に配置されている。本実施例においてドリフト領域１８は概ね一定のドーピング濃度を有する。本実施例においてドリフト領域１８のドーピング濃度は、５Ｅ１３ｃｍ−３以上、５Ｅ１４ｃｍ−３以下である。The depth D4 indicates the depth of the lower end of the storage region 16 with respect to the front surface 21 of the semiconductor substrate 10. The depth D4 corresponds to a depth that is the same as the concentration of the drift region 18. For example, the depth D4 is arranged within a range of 2.5 μm or more and 5.0 μm or less from the front surface 21 of the semiconductor substrate 10. In this example, the drift region 18 has a substantially constant doping concentration. In this example, the doping concentration of the drift region 18 is 5E13 cm -3 or more and 5E14 cm -3 or less.

蓄積領域１６のドーピング濃度は、ベース領域１４のドーピング濃度のピークＰ１よりも低い。例えば、蓄積領域１６のドーピング濃度のピークＰ２は、１Ｅ１６ｃｍ−３以上、４Ｅ１６ｃｍ−３以下である。本実施例において、蓄積領域１６のドーピング濃度が最大となる深さ位置は、半導体基板１０のおもて面２１から２．０μｍ以上、４．５μｍ以下の範囲内に配置されている。The doping concentration in the accumulation region 16 is lower than the peak P1 of the doping concentration in the base region 14. For example, the peak P2 of the doping concentration in the accumulation region 16 is 1E16cm- 3 or more and 4E16cm- 3 or less. In this embodiment, the depth position where the doping concentration of the storage region 16 is maximized is arranged within the range of 2.0 μm or more and 4.5 μm or less from the front surface 21 of the semiconductor substrate 10.

図２Ａは、比較例に係る半導体装置５００の断面の一例を示す。本例の半導体装置５００は、電界緩和領域１７を有さない点で実施例に係る半導体装置１００と相違する。半導体装置５００は、メサ部６０において、エミッタ領域５１２、ベース領域５１４、蓄積領域５１６およびドリフト領域５１８を有する。半導体装置５００では、ベース領域５１４と蓄積領域５１６とが隣接して設けられる。半導体装置５００は、電界緩和領域１７を有さないので、ベース領域５１４と蓄積領域５１６との間に電界が集中する。 FIG. 2A shows an example of a cross section of the semiconductor device 500 according to the comparative example. The semiconductor device 500 of this example is different from the semiconductor device 100 of the embodiment in that it does not have an electric field relaxation region 17. The semiconductor device 500 has an emitter region 512, a base region 514, a storage region 516, and a drift region 518 in the mesa section 60. In the semiconductor device 500, the base region 514 and the storage region 516 are provided adjacent to each other. Since the semiconductor device 500 does not have the electric field relaxation region 17, the electric field is concentrated between the base region 514 and the storage region 516.

半導体装置５００は、蓄積領域５１６によってＩＥ効果を高め、定常時に蓄積されるキャリア量を増加させて、オン電圧を低減することができる。蓄積領域５１６が高濃度なほど、ＩＥ効果を高めることができるので、高濃度に設計される傾向にある。しかしながら、蓄積領域５１６のドーピング濃度のピークが、１Ｅ１６ｃｍ−３以上のように高濃度となると瞬時的にＣ−Ｅ間の漏れ電流が増加する場合がある。The semiconductor device 500 can enhance the IE effect by the storage region 516, increase the amount of carriers stored in the steady state, and reduce the on-voltage. The higher the concentration of the storage region 516, the higher the IE effect can be, so the higher the concentration, the higher the concentration tends to be. However, when the peak of the doping concentration in the accumulation region 516 becomes a high concentration such as 1E16 cm -3 or more, the leakage current between CE may increase instantaneously.

図２Ｂは、比較例に係る半導体装置５００の深さ方向におけるドーピング濃度分布の一例を示す。本例のドーピング濃度分布は、図２ＡのＡ−Ａ'断面のドーピング濃度分布である。 FIG. 2B shows an example of the doping concentration distribution in the depth direction of the semiconductor device 500 according to the comparative example. The doping concentration distribution of this example is the doping concentration distribution of the AA'cross section of FIG. 2A.

深さＤ１'は、半導体基板１０のおもて面２１を基準とした、エミッタ領域５１２の下端の深さを示す。深さＤ１'は、エミッタ領域５１２とベース領域５１４との境界位置に対応する。深さＤ１'は、Ｎ型のエミッタ領域５１２とＰ型のベース領域５１４との間におけるドーピング濃度分布のジャンクションの深さである。 The depth D1'indicates the depth of the lower end of the emitter region 512 with respect to the front surface 21 of the semiconductor substrate 10. The depth D1'corresponds to the boundary position between the emitter region 512 and the base region 514. The depth D1'is the depth of the junction of the doping concentration distribution between the N-type emitter region 512 and the P-type base region 514.

深さＤ２'は、半導体基板１０のおもて面２１を基準とした、ベース領域５１４の下端の深さを示す。深さＤ２'は、ベース領域５１４と蓄積領域５１６との境界位置に対応する。深さＤ２'は、Ｐ型のベース領域５１４とＮ型の蓄積領域５１６との間におけるドーピング濃度分布のジャンクションの深さである。 The depth D2'indicates the depth of the lower end of the base region 514 with respect to the front surface 21 of the semiconductor substrate 10. The depth D2'corresponds to the boundary position between the base region 514 and the storage region 516. Depth D2'is the depth of the junction of the doping concentration distribution between the P-type base region 514 and the N-type accumulation region 516.

深さＤ３'は、半導体基板１０のおもて面２１を基準とした、蓄積領域５１６の下端の深さを示す。深さＤ３'は、ドリフト領域５１８の濃度と同一となる深さに対応する。蓄積領域５１６のドーピング濃度のピークＰ２'は、１Ｅ１６ｃｍ−３以上である。半導体装置５００において、蓄積領域５１６のドーピング濃度のピークＰ２'は、ベース領域５１４のドーピング濃度のピークＰ１'よりも低い。The depth D3'indicates the depth of the lower end of the storage region 516 with respect to the front surface 21 of the semiconductor substrate 10. The depth D3'corresponds to a depth that is identical to the concentration in the drift region 518. The peak P2'of the doping concentration in the accumulation region 516 is 1E 16 cm -3 or more. In the semiconductor device 500, the peak P2'of the doping concentration of the storage region 516 is lower than the peak P1' of the doping concentration of the base region 514.

このように、Ｐ型のベース領域５１４とＮ型の蓄積領域５１６とが直接接触する界面では、蓄積領域５１６によりキャリア密度が高められており、電界が集中しやすくなる。電界が集中するとＣ−Ｅ間の漏れ電流が生じやすくなる。 As described above, at the interface where the P-type base region 514 and the N-type storage region 516 are in direct contact with each other, the carrier density is increased by the storage region 516, and the electric field is easily concentrated. When the electric field is concentrated, leakage current between C and E is likely to occur.

図２Ｃは、比較例に係る半導体装置５００の電流Ｉｃｅｓの実測波形を示す。縦軸はＣ−Ｅ間の電圧Ｖｃｅ（Ｖ）およびＣ−Ｅ間の電流Ｉｃｅｓ（Ａ）を示し、横軸は時間（ｓｅｃ）を示す。本例では、予め定められた掃引速度で電圧Ｖｃｅを掃引した場合の電流Ｉｃｅｓの変化を示している。 FIG. 2C shows an actually measured waveform of the current Ices of the semiconductor device 500 according to the comparative example. The vertical axis shows the voltage Vce (V) between CE and the current Ices (A) between CE, and the horizontal axis shows time (sec). In this example, the change in the current Ices when the voltage Vce is swept at a predetermined sweep speed is shown.

電圧Ｖｃｅは、０Ｖから１３３０Ｖまで、ｄｖ／ｄｔ＝０．４ｋＶ／ｍｓの速さで掃引している。電圧Ｖｃｅが上昇すると、予め定められた電圧にて瞬時的に電流Ｉｃｅｓが上昇する。例えば、瞬時的なＣ−Ｅ間の漏れ電流の増加は蓄積領域５１６のピーク濃度が１Ｅ１６ｃｍ−３以上の濃度であり、ベース領域５１４と蓄積領域５１６との界面に電界が集中することによって発生する。漏れ電流の増加する電圧Ｖｃｅは、空乏層がバッファ領域２０に到達する電圧に関係する場合がある。バッファ領域２０に空乏層が到達することで、それ以上深さ方向に電界がかからなくなり、おもて面２１側の電界が急激に高くなることで漏れ電流が増加する。ここで、ピーク濃度はドーピング濃度のピークの濃度を示す。The voltage Vce is swept from 0V to 1330V at a speed of dv / dt = 0.4 kV / ms. When the voltage Vce rises, the current Ice rises instantaneously at a predetermined voltage. For example, the instantaneous increase in leakage current between C and E occurs when the peak concentration of the storage region 516 is 1E16 cm -3 or more and the electric field is concentrated at the interface between the base region 514 and the storage region 516. .. The voltage Vce at which the leakage current increases may be related to the voltage at which the depletion layer reaches the buffer region 20. When the depletion layer reaches the buffer region 20, an electric field is no longer applied in the depth direction, and the electric field on the front surface 21 side suddenly increases, so that the leakage current increases. Here, the peak concentration indicates the peak concentration of the doping concentration.

図２Ｄは、比較例に係る半導体装置５００の電流Ｉｃｅｓのシミュレーション波形を示す。縦軸はＣ−Ｅ間の電圧Ｖｃｅ（Ｖ）およびＣ−Ｅ間の電流Ｉｃｅｓ（Ａ）を示し、横軸は時間（ｓｅｃ）を示す。本例では、図２Ｃの掃引条件と同一の条件で電圧Ｖｃｅを掃引している。図２Ｃの場合と同様に、電圧Ｖｃｅの上昇に伴い、瞬時的に電流Ｉｃｅｓが増加する現象が確認されている。 FIG. 2D shows a simulation waveform of the current Ices of the semiconductor device 500 according to the comparative example. The vertical axis shows the voltage Vce (V) between CE and the current Ices (A) between CE, and the horizontal axis shows time (sec). In this example, the voltage Vce is swept under the same conditions as the sweep condition of FIG. 2C. Similar to the case of FIG. 2C, it has been confirmed that the current Ice increases instantaneously as the voltage Vce increases.

一方、半導体装置１００は、電界緩和領域１７を設けることで、蓄積領域１６を高濃度化した場合に生じるＣ−Ｅ間の漏れ電流増加を抑制しつつ、ＩＥ効果を高めることができる。これにより、Ｃ−Ｅ間の漏れ電流に起因する損失が低減される。但し、電界緩和領域１７の膜厚Ｗを大きくしすぎると、ＩＥ効果が低下するので、蓄積領域１６のピーク濃度に応じて適切な電界緩和領域１７の膜厚Ｗを選択する。 On the other hand, in the semiconductor device 100, by providing the electric field relaxation region 17, the IE effect can be enhanced while suppressing the increase in leakage current between C and E that occurs when the storage region 16 has a high concentration. This reduces the loss due to the leakage current between CE. However, if the film thickness W of the electric field relaxation region 17 is made too large, the IE effect is lowered. Therefore, an appropriate film thickness W of the electric field relaxation region 17 is selected according to the peak concentration of the storage region 16.

図３Ａは、電界緩和領域１７のドーピング濃度分布の一例を示す。本例の電界緩和領域１７は、条件を変えることにより、Ａ１〜Ａ４の４つの異なるドーピング濃度分布に変更されている。また、比較として半導体装置５００のドーピング濃度分布Ａ０も示している。 FIG. 3A shows an example of the doping concentration distribution in the electric field relaxation region 17. The electric field relaxation region 17 of this example is changed to four different doping concentration distributions A1 to A4 by changing the conditions. Further, as a comparison, the doping concentration distribution A0 of the semiconductor device 500 is also shown.

ドーピング濃度分布Ａ０は、電界緩和領域１７を有さない半導体装置５００のドーピング濃度分布を示す。本例では、ベース領域５１４が蓄積領域５１６と接している。蓄積領域５１６のピーク濃度は、ベース領域５１４のピーク濃度よりも低い。 The doping concentration distribution A0 shows the doping concentration distribution of the semiconductor device 500 having no electric field relaxation region 17. In this example, the base region 514 is in contact with the storage region 516. The peak concentration of the accumulation region 516 is lower than the peak concentration of the base region 514.

ドーピング濃度分布Ａ１〜Ａ４は、予め定められた膜厚の電界緩和領域１７を有する半導体装置１００のドーピング濃度分布を示す。ドーピング濃度分布Ａ１〜Ａ４は、電界緩和領域１７の膜厚Ｗを順に大きくした場合のドーピング濃度の分布を示す。電界緩和領域１７の膜厚Ｗを大きくすることにより、蓄積領域１６のピーク濃度を大きくすることができる。蓄積領域１６のピーク濃度を大きくすることにより、ＩＥ効果が向上してオン電圧を低減できる。 Doping concentration distributions A1 to A4 show the doping concentration distribution of the semiconductor device 100 having the electric field relaxation region 17 having a predetermined film thickness. The doping concentration distributions A1 to A4 show the distribution of the doping concentration when the film thickness W of the electric field relaxation region 17 is increased in order. By increasing the film thickness W of the electric field relaxation region 17, the peak concentration of the storage region 16 can be increased. By increasing the peak concentration of the storage region 16, the IE effect can be improved and the on-voltage can be reduced.

図３Ｂは、電界緩和領域１７の膜厚Ｗに応じた電流Ｉｃｅｓの変化を示す。本例では、電界緩和領域１７の膜厚Ｗを、０μｍ、０．３μｍ、０．６μｍまたは０．９μｍに変化させている。電界緩和領域１７の膜厚Ｗが大きくなるほど、空乏層が深さ方向に広がりやすくなり、電界緩和効果が大きくなっている。そのため、電界緩和領域１７の膜厚Ｗが大きくなるに従い、電流Ｉｃｅｓの上昇が抑制されている。 FIG. 3B shows the change of the current Ices according to the film thickness W of the electric field relaxation region 17. In this example, the film thickness W of the electric field relaxation region 17 is changed to 0 μm, 0.3 μm, 0.6 μm, or 0.9 μm. The larger the film thickness W of the electric field relaxation region 17, the easier it is for the depletion layer to spread in the depth direction, and the greater the electric field relaxation effect. Therefore, as the film thickness W of the electric field relaxation region 17 increases, the increase of the current Ices is suppressed.

図４Ａは、蓄積領域１６のピーク濃度と電界緩和領域１７の膜厚Ｗの関係を示す。縦軸は電界緩和領域１７の膜厚Ｗ（μｍ）を示し、横軸は蓄積領域１６のピーク濃度（ｃｍ−３）を示す。本例では、蓄積領域１６のピーク濃度に応じた、電界を緩和するために必要な電界緩和領域１７の膜厚Ｗを示している。FIG. 4A shows the relationship between the peak concentration of the storage region 16 and the film thickness W of the electric field relaxation region 17. The vertical axis shows the film thickness W (μm) of the electric field relaxation region 17, and the horizontal axis shows the peak concentration (cm -3 ) of the storage region 16. In this example, the film thickness W of the electric field relaxation region 17 required for relaxing the electric field according to the peak concentration of the storage region 16 is shown.

電界緩和領域１７の膜厚Ｗは、蓄積領域１６のピーク濃度に応じて、漏れ電流を抑制するために必要な大きさが異なる。電界緩和領域１７では、空乏層が伸びやすくなり電界を緩和することができる。電界緩和領域１７の膜厚Ｗが厚いほど、電界が緩和されて、漏れ電流を抑制する効果が高くなる。 The film thickness W of the electric field relaxation region 17 differs in size required to suppress the leakage current depending on the peak concentration of the storage region 16. In the electric field relaxation region 17, the depletion layer tends to grow and the electric field can be relaxed. The thicker the film thickness W of the electric field relaxation region 17, the more the electric field is relaxed and the effect of suppressing the leakage current becomes higher.

蓄積領域１６のピーク濃度が高いほど、空乏層が伸びにくくなるので、電界が集中しやすくなる。蓄積領域１６のドーピング濃度が低いほど、空乏層が伸びやすくなり、電界が分散されやすくなる。よって、蓄積領域１６のピーク濃度が高いほど、漏れ電流を抑制するために必要な電界緩和領域１７の膜厚Ｗが大きくなる。 The higher the peak concentration of the storage region 16, the more difficult it is for the depletion layer to grow, and the easier it is for the electric field to concentrate. The lower the doping concentration in the storage region 16, the easier it is for the depletion layer to grow and the easier it is for the electric field to be dispersed. Therefore, the higher the peak concentration of the storage region 16, the larger the film thickness W of the electric field relaxation region 17 required to suppress the leakage current.

例えば、蓄積領域１６のドーピング濃度は、１Ｅ１６ｃｍ−３以上、４Ｅ１６ｃｍ−３以下である。蓄積領域１６のドーピング濃度が１Ｅ１６ｃｍ−３の場合に、電界緩和領域１７の膜厚Ｗが０．４μｍとなっている。蓄積領域１６のドーピング濃度が２．５Ｅ１６ｃｍ−３の場合に、電界緩和領域１７の膜厚Ｗが１．０μｍとなっている。蓄積領域１６のドーピング濃度が３Ｅ１６ｃｍ−３の場合に、電界緩和領域１７の膜厚Ｗが１．３μｍとなっている。蓄積領域１６のドーピング濃度が４Ｅ１６ｃｍ−３の場合に、電界緩和領域１７の膜厚Ｗが１．８μｍとなっている。For example, the doping concentration of the accumulation region 16 is 1E16 cm -3 or more and 4E16 cm -3 or less. When the doping concentration of the storage region 16 is 1E16 cm- 3 , the film thickness W of the electric field relaxation region 17 is 0.4 μm. When the doping concentration of the storage region 16 is 2.5E16cm- 3 , the film thickness W of the electric field relaxation region 17 is 1.0 μm. When the doping concentration of the storage region 16 is 3E16 cm- 3 , the film thickness W of the electric field relaxation region 17 is 1.3 μm. When the doping concentration of the storage region 16 is 4E16 cm- 3 , the film thickness W of the electric field relaxation region 17 is 1.8 μm.

電界緩和領域１７の膜厚Ｗが厚くなりすぎると、蓄積領域１６がトレンチボトムの深い位置に存在して、耐圧の低下が生じる場合がある。そのため、電界緩和領域１７の膜厚Ｗを３．０μｍ以下とすることにより、耐圧の低下を抑制している。なお、電界緩和領域１７の膜厚Ｗは、本例の値よりも厚くてもよい。 If the film thickness W of the electric field relaxation region 17 becomes too thick, the storage region 16 may exist at a deep position in the trench bottom, resulting in a decrease in withstand voltage. Therefore, by setting the film thickness W of the electric field relaxation region 17 to 3.0 μm or less, the decrease in withstand voltage is suppressed. The film thickness W of the electric field relaxation region 17 may be thicker than the value of this example.

図４Ｂは、蓄積領域１６のピーク濃度と電界緩和領域１７の積分濃度の関係を示す。縦軸は電界緩和領域１７の積分濃度（ｃｍ−２）を示し、横軸は蓄積領域１６のピーク濃度（ｃｍ−３）を示す。電界緩和領域１７の積分濃度は、電界緩和領域１７の膜厚Ｗの範囲でドーピング濃度分布を積分して算出した値を示す。FIG. 4B shows the relationship between the peak concentration of the storage region 16 and the integrated concentration of the electric field relaxation region 17. The vertical axis shows the integrated concentration (cm -2 ) of the electric field relaxation region 17, and the horizontal axis shows the peak concentration (cm -3 ) of the storage region 16. The integrated concentration of the electric field relaxation region 17 shows a value calculated by integrating the doping concentration distribution within the range of the film thickness W of the electric field relaxation region 17.

電界緩和領域１７の積分濃度は５Ｅ１４ｃｍ−２以上、５Ｅ１５ｃｍ−２以下である。電界緩和領域１７の積分濃度を適切に設定することにより、ベース領域１４と電界緩和領域１７との間の電界が緩和され、漏れ電流を抑制することができる。漏れ電流は、コレクタ電極２４とエミッタ電極５２との間を流れる電流Ｉｃｅｓの漏れ電流を指す。The integrated concentration of the electric field relaxation region 17 is 5E14 cm- 2 or more and 5E15 cm- 2 or less. By appropriately setting the integrated concentration of the electric field relaxation region 17, the electric field between the base region 14 and the electric field relaxation region 17 is relaxed, and the leakage current can be suppressed. The leakage current refers to the leakage current of the current Ices flowing between the collector electrode 24 and the emitter electrode 52.

図４Ｃは、蓄積領域１６のピーク濃度、電界緩和領域１７の膜厚Ｗ、および電界緩和領域１７の積分濃度の関係について示す。 FIG. 4C shows the relationship between the peak concentration of the storage region 16, the film thickness W of the electric field relaxation region 17, and the integrated concentration of the electric field relaxation region 17.

電界緩和領域１７の膜厚Ｗは、高電圧印加時にＣ−Ｅ間の漏れ電流を抑制できるように設定される。一例において、電界緩和領域１７の膜厚Ｗは、蓄積領域１６とベース領域１４との間の電界を緩和して、漏れ電流が抑制されるように設定される。 The film thickness W of the electric field relaxation region 17 is set so as to suppress the leakage current between CE when a high voltage is applied. In one example, the film thickness W of the electric field relaxation region 17 is set so that the electric field between the storage region 16 and the base region 14 is relaxed and the leakage current is suppressed.

例えば、電界緩和領域１７の膜厚Ｗは、蓄積領域１６の膜厚以上である。電界緩和領域１７の膜厚を厚くすることによって、漏れ電流を抑制しやすくなる。また、電界緩和領域１７の膜厚Ｗは、蓄積領域１６の膜厚以下であってよい。電界緩和領域１７の膜厚Ｗは０．４μｍ以上、３．０μｍ以下であってよい。電界緩和領域１７の膜厚Ｗは１．０μｍ以上、１．８μｍ以下であってよい。電界緩和領域１７の膜厚Ｗは１．５μｍ以上、２．０μｍ以下であってよい。さらに、電界緩和領域１７の積分濃度は５Ｅ１４ｃｍ−２以上、５Ｅ１５ｃｍ−２以下であってよい。For example, the film thickness W of the electric field relaxation region 17 is equal to or larger than the film thickness of the storage region 16. By increasing the film thickness of the electric field relaxation region 17, it becomes easy to suppress the leakage current. Further, the film thickness W of the electric field relaxation region 17 may be equal to or less than the film thickness of the storage region 16. The film thickness W of the electric field relaxation region 17 may be 0.4 μm or more and 3.0 μm or less. The film thickness W of the electric field relaxation region 17 may be 1.0 μm or more and 1.8 μm or less. The film thickness W of the electric field relaxation region 17 may be 1.5 μm or more and 2.0 μm or less. Further, the integrated concentration of the electric field relaxation region 17 may be 5E14 cm-2 or more and 5E15 cm- 2 or less.

図５は、実施例に係る半導体装置１００の断面図の拡大図の一例を示す。同図は、隣接するダミートレンチ部３０およびゲートトレンチ部４０で挟まれたメサ部６０の拡大図である。 FIG. 5 shows an example of an enlarged view of a cross-sectional view of the semiconductor device 100 according to the embodiment. The figure is an enlarged view of the mesa portion 60 sandwiched between the adjacent dummy trench portion 30 and the gate trench portion 40.

幅Ｗ１は、ダミートレンチ部３０の中央部とゲートトレンチ部４０の中央部との間隔を示す。即ち、幅Ｗ１は、トレンチ部のピッチである。幅Ｗ２は、メサ部６０の幅を示す。 The width W1 indicates the distance between the central portion of the dummy trench portion 30 and the central portion of the gate trench portion 40. That is, the width W1 is the pitch of the trench portion. The width W2 indicates the width of the mesa portion 60.

長さＬ１は、エミッタ領域１２の膜厚である。長さＬ１は、半導体基板１０のおもて面２１から深さＤ１までの膜厚に対応する。例えば、長さＬ１は、０．３μｍ以上、０．８μｍ以下である。 The length L1 is the film thickness of the emitter region 12. The length L1 corresponds to the film thickness from the front surface 21 of the semiconductor substrate 10 to the depth D1. For example, the length L1 is 0.3 μm or more and 0.8 μm or less.

長さＬ２は、ベース領域１４の膜厚である。長さＬ２は、深さＤ１から深さＤ２までの膜厚に対応する。 The length L2 is the film thickness of the base region 14. The length L2 corresponds to the film thickness from the depth D1 to the depth D2.

長さＷは、電界緩和領域１７の膜厚である。長さＷは、深さＤ２から深さＤ３までの膜厚に対応する。例えば、長さＷは、０．４μｍ以上、３．０μｍ以下である。 The length W is the film thickness of the electric field relaxation region 17. The length W corresponds to the film thickness from the depth D2 to the depth D3. For example, the length W is 0.4 μm or more and 3.0 μm or less.

長さＬ４は、蓄積領域１６の膜厚である。長さＬ４は、深さＤ３から深さＤ４までの膜厚に対応する。一例において、蓄積領域１６の膜厚は、０．５μｍ以上、１．５μｍ以下である。例えば、蓄積領域１６の膜厚は１．０μｍである。 The length L4 is the film thickness of the storage region 16. The length L4 corresponds to the film thickness from the depth D3 to the depth D4. In one example, the film thickness of the storage region 16 is 0.5 μm or more and 1.5 μm or less. For example, the film thickness of the storage region 16 is 1.0 μm.

長さＬ５は、蓄積領域１６の下端Ｄ４から、蓄積領域１６の下面よりも下側に突出するダミートレンチ部３０またはゲートトレンチ部４０の下端までの距離である。蓄積領域１６は、ダミートレンチ部３０またはゲートトレンチ部４０の下端を超えない程度の膜厚を有することが好ましい。 The length L5 is the distance from the lower end D4 of the storage region 16 to the lower end of the dummy trench portion 30 or the gate trench portion 40 protruding below the lower surface of the storage region 16. The storage region 16 preferably has a film thickness that does not exceed the lower end of the dummy trench portion 30 or the gate trench portion 40.

ここで、トレンチ部を有する半導体装置では、伝導度変調によりコレクタから注入された正孔の密度は、エミッタに近づくにつれて低下する。この結果、キャリア密度がエミッタ側で低くなり、オン抵抗を十分に小さくすることができない。本例の半導体装置１００は、ベース領域１４の下方に蓄積領域１６を設けることにより、エミッタ側におけるキャリア密度を向上させることができる。 Here, in the semiconductor device having the trench portion, the density of the holes injected from the collector by the conductivity modulation decreases as it approaches the emitter. As a result, the carrier density becomes low on the emitter side, and the on-resistance cannot be made sufficiently small. In the semiconductor device 100 of this example, the carrier density on the emitter side can be improved by providing the storage region 16 below the base region 14.

このように、蓄積領域１６におけるドーピング濃度の最大値を高くすることで、半導体装置１００のオン抵抗およびオン電圧を小さくすることができる。一方で、蓄積領域１６における総ドーズ量を多くしすぎると、ベース領域１４と蓄積領域１６との間の電界が大きくなるので漏れ電流が生じる。したがって、電界緩和領域１７の膜厚Ｗは、ベース領域１４と蓄積領域１６との間の電界を十分に緩和できる範囲に設定されることが好ましい。 In this way, by increasing the maximum value of the doping concentration in the storage region 16, the on-resistance and on-voltage of the semiconductor device 100 can be reduced. On the other hand, if the total dose amount in the storage region 16 is too large, the electric field between the base region 14 and the storage region 16 becomes large, so that a leakage current occurs. Therefore, it is preferable that the film thickness W of the electric field relaxation region 17 is set within a range in which the electric field between the base region 14 and the storage region 16 can be sufficiently relaxed.

一例において、電界緩和領域１７の膜厚Ｗは、蓄積領域１６の膜厚である長さＬ４よりも短いことが好ましい。また、電界緩和領域１７の膜厚Ｗは、エミッタ領域１２およびベース領域１４の長さの和Ｌ１＋Ｌ２以下である。電界緩和領域１７の膜厚Ｗは、ベース領域１４の長さＬ２以下であってもよい。また、電界緩和領域１７の膜厚Ｗは、ゲートトレンチ部４０の突出部の長さＬ５以下であってよく、Ｌ５の半分以下であってもよい。 In one example, the film thickness W of the electric field relaxation region 17 is preferably shorter than the length L4, which is the film thickness of the storage region 16. Further, the film thickness W of the electric field relaxation region 17 is equal to or less than the sum of the lengths of the emitter region 12 and the base region 14 L1 + L2. The film thickness W of the electric field relaxation region 17 may be the length L2 or less of the base region 14. Further, the film thickness W of the electric field relaxation region 17 may be the length L5 or less of the protruding portion of the gate trench portion 40, or may be half or less of L5.

一方、蓄積領域１６を低ドーピング濃度とすることにより、空乏層が広がりやすくなり、電界の集中を緩和できる。この場合であっても、０．４μｍ以上の電界緩和領域１７を設けてよい。 On the other hand, by setting the accumulation region 16 to a low doping concentration, the depletion layer can be easily expanded and the concentration of the electric field can be relaxed. Even in this case, the electric field relaxation region 17 of 0.4 μm or more may be provided.

図６は、実施例に係る半導体装置１００のドーピング濃度分布の他の例を示す。本例の半導体装置１００は、電界緩和領域１７にピークＰ３を有する。 FIG. 6 shows another example of the doping concentration distribution of the semiconductor device 100 according to the embodiment. The semiconductor device 100 of this example has a peak P3 in the electric field relaxation region 17.

ピークＰ３は、電界緩和領域１７に設けられる。ピークＰ３は、ピークＰ２の半値Ｐｈよりも低い。電界緩和領域１７のドーピング濃度は、蓄積領域１６のピークＰ２の半値Ｐｈより低い値であればよい。電界緩和領域１７は、複数段のピークを有してもよい。この場合も、複数段で形成される電界緩和領域１７の各段の濃度は蓄積領域１６のピークＰ２の半値Ｐｈより低い値であれば、どのような値であってもよい。例えば、電界緩和領域１７のドーピング濃度は、半導体基板１０の裏面２３に向かって徐々に高くなってもよいし、徐々に低くなってもよい。ドーピング濃度のプロファイルは、電界緩和領域１７の積分濃度が５Ｅ１４ｃｍ−２以上、５Ｅ１５ｃｍ−２以下であればよく、これに限定されない。The peak P3 is provided in the electric field relaxation region 17. The peak P3 is lower than the half price Ph of the peak P2. The doping concentration in the electric field relaxation region 17 may be a value lower than the half value Ph of the peak P2 in the storage region 16. The electric field relaxation region 17 may have a plurality of stages of peaks. Also in this case, the concentration of each stage of the electric field relaxation region 17 formed by the plurality of stages may be any value as long as it is lower than the half value Ph of the peak P2 of the storage region 16. For example, the doping concentration in the electric field relaxation region 17 may gradually increase toward the back surface 23 of the semiconductor substrate 10 or may gradually decrease. The profile of the doping concentration may be, but is not limited to, as long as the integrated concentration of the electric field relaxation region 17 is 5E14 cm- 2 or more and 5E15 cm- 2 or less.

以上、本発明を実施の形態を用いて説明したが、本発明の技術的範囲は上記実施の形態に記載の範囲には限定されない。上記実施の形態に、多様な変更または改良を加えることが可能であることが当業者に明らかである。その様な変更または改良を加えた形態も本発明の技術的範囲に含まれ得ることが、請求の範囲の記載から明らかである。 Although the present invention has been described above using the embodiments, the technical scope of the present invention is not limited to the scope described in the above embodiments. It will be apparent to those skilled in the art that various changes or improvements can be made to the above embodiments. It is clear from the claims that embodiments with such modifications or improvements may also be included in the technical scope of the invention.

１０・・・半導体基板、１２・・・エミッタ領域、１４・・・ベース領域、１５・・・コンタクト領域、１６・・・蓄積領域、１７・・・電界緩和領域、１８・・・ドリフト領域、２０・・・バッファ領域、２１・・・おもて面、２２・・・コレクタ領域、２３・・・裏面、２４・・・コレクタ電極、２６・・・層間絶縁膜、３０・・・ダミートレンチ部、３２・・・ダミー絶縁膜、３４・・・ダミー導電部、４０・・・ゲートトレンチ部、４２・・・ゲート絶縁膜、４４・・・ゲート導電部、５２・・・エミッタ電極、５４・・・コンタクトホール、６０・・・メサ部、１００・・・半導体装置、５００・・・半導体装置、５１２・・・エミッタ領域、５１４・・・ベース領域、５１６・・・蓄積領域、５１８・・・ドリフト領域 10 ... semiconductor substrate, 12 ... emitter region, 14 ... base region, 15 ... contact region, 16 ... storage region, 17 ... electric field relaxation region, 18 ... drift region, 20 ... Buffer area, 21 ... Front surface, 22 ... Collector area, 23 ... Back surface, 24 ... Collector electrode, 26 ... Interlayer insulating film, 30 ... Dummy trench Part, 32 ... Dummy insulating film, 34 ... Dummy conductive part, 40 ... Gate trench part, 42 ... Gate insulating film, 44 ... Gate conductive part, 52 ... Emitter electrode, 54 ... contact hole, 60 ... mesa part, 100 ... semiconductor device, 500 ... semiconductor device, 512 ... emitter region, 514 ... base region, 516 ... storage region, 518 ...・ ・ Drift area

Claims (10)

半導体基板に設けられた第１導電型のドリフト領域と、
前記ドリフト領域の上方に設けられた第２導電型のベース領域と、
前記ベース領域と前記ドリフト領域との間に設けられ、前記ドリフト領域よりもドーピング濃度の高い第１導電型の蓄積領域と、
前記ベース領域と前記蓄積領域との間に設けられ、前記蓄積領域のドーピング濃度のピークよりもドーピング濃度の低い電界緩和領域と
を備え、
前記電界緩和領域と前記蓄積領域との境界は、前記蓄積領域の前記ピークの半値位置であり、
前記電界緩和領域の積分濃度が５Ｅ１４ｃｍ−２以上、５Ｅ１５ｃｍ−２以下である
半導体装置。The first conductive type drift region provided on the semiconductor substrate and
A second conductive type base region provided above the drift region and
A first conductive type storage region provided between the base region and the drift region and having a higher doping concentration than the drift region,
An electric field relaxation region provided between the base region and the storage region and having a doping concentration lower than the peak of the doping concentration in the storage region is provided.
The boundary between the electric field relaxation region and the storage region is the half value position of the peak in the storage region.
A semiconductor device having an integrated concentration of 5E14 cm- 2 or more and 5E15 cm- 2 or less in the electric field relaxation region. 前記電界緩和領域の膜厚は、０．４μｍ以上、３．０μｍ以下である
請求項１に記載の半導体装置。The semiconductor device according to claim 1, wherein the film thickness of the electric field relaxation region is 0.4 μm or more and 3.0 μm or less. 前記電界緩和領域の膜厚は、１．０μｍ以上、１．８μｍ以下である
請求項１に記載の半導体装置。The semiconductor device according to claim 1, wherein the film thickness of the electric field relaxation region is 1.0 μm or more and 1.8 μm or less. 前記電界緩和領域の膜厚は、１．５μｍ以上、２．０μｍ以下である
請求項１に記載の半導体装置。The semiconductor device according to claim 1, wherein the film thickness of the electric field relaxation region is 1.5 μm or more and 2.0 μm or less. 前記電界緩和領域の膜厚は、前記蓄積領域の膜厚以上である
請求項１に記載の半導体装置。The semiconductor device according to claim 1, wherein the film thickness of the electric field relaxation region is equal to or larger than the film thickness of the storage region. 前記電界緩和領域は、前記ドリフト領域と同一のドーピング濃度の領域を含む
請求項１から５のいずれか一項に記載の半導体装置。The semiconductor device according to any one of claims 1 to 5, wherein the electric field relaxation region includes a region having the same doping concentration as the drift region. 前記電界緩和領域は、前記蓄積領域の前記ピークの半値よりも小さいピークを有する
請求項１から６のいずれか一項に記載の半導体装置。The semiconductor device according to any one of claims 1 to 6, wherein the electric field relaxation region has a peak smaller than half of the peak in the storage region. 前記蓄積領域のドーピング濃度は、前記ベース領域のドーピング濃度のピークよりも低い
請求項１から７のいずれか一項に記載の半導体装置。The semiconductor device according to any one of claims 1 to 7, wherein the doping concentration in the accumulation region is lower than the peak of the doping concentration in the base region. 前記蓄積領域のドーピング濃度は、１Ｅ１６ｃｍ−３以上、４Ｅ１６ｃｍ−３以下である
請求項１から８のいずれか一項に記載の半導体装置。The semiconductor device according to any one of claims 1 to 8, wherein the doping concentration in the accumulation region is 1E16 cm -3 or more and 4E16 cm -3 or less. 前記蓄積領域の膜厚は、０．５μｍ以上、１．５μｍ以下である。
請求項１から９のいずれか一項に記載の半導体装置。The film thickness of the accumulation region is 0.5 μm or more and 1.5 μm or less.
The semiconductor device according to any one of claims 1 to 9.
JP2021545226A 2019-09-13 2020-08-31 semiconductor equipment Active JP7264263B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2019167090 2019-09-13
JP2019167090 2019-09-13
PCT/JP2020/032871 WO2021049351A1 (en) 2019-09-13 2020-08-31 Semiconductor device

Publications (2)

Publication Number Publication Date
JPWO2021049351A1 true JPWO2021049351A1 (en) 2021-12-23
JP7264263B2 JP7264263B2 (en) 2023-04-25

Family

ID=74866919

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021545226A Active JP7264263B2 (en) 2019-09-13 2020-08-31 semiconductor equipment

Country Status (5)

Country Link
US (1) US11942535B2 (en)
JP (1) JP7264263B2 (en)
CN (1) CN113519062A (en)
DE (1) DE112020000621T5 (en)
WO (1) WO2021049351A1 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007311627A (en) * 2006-05-19 2007-11-29 Mitsubishi Electric Corp Semiconductor device and its manufacturing method
WO2018030440A1 (en) * 2016-08-12 2018-02-15 富士電機株式会社 Semiconductor device and method for producing semiconductor device
JP2018041845A (en) * 2016-09-07 2018-03-15 富士電機株式会社 Semiconductor device
WO2019142706A1 (en) * 2018-01-17 2019-07-25 富士電機株式会社 Semiconductor device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4575713B2 (en) 2004-05-31 2010-11-04 三菱電機株式会社 Insulated gate semiconductor device
JP5089191B2 (en) 2007-02-16 2012-12-05 三菱電機株式会社 Semiconductor device and manufacturing method thereof
WO2018016543A1 (en) 2016-07-19 2018-01-25 富士電機株式会社 Semiconductor device
JP7143085B2 (en) * 2018-01-31 2022-09-28 三菱電機株式会社 Semiconductor device, power conversion device, and method for manufacturing semiconductor device
JP2019186311A (en) 2018-04-04 2019-10-24 富士電機株式会社 Semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007311627A (en) * 2006-05-19 2007-11-29 Mitsubishi Electric Corp Semiconductor device and its manufacturing method
WO2018030440A1 (en) * 2016-08-12 2018-02-15 富士電機株式会社 Semiconductor device and method for producing semiconductor device
JP2018041845A (en) * 2016-09-07 2018-03-15 富士電機株式会社 Semiconductor device
WO2019142706A1 (en) * 2018-01-17 2019-07-25 富士電機株式会社 Semiconductor device

Also Published As

Publication number Publication date
US11942535B2 (en) 2024-03-26
CN113519062A (en) 2021-10-19
JP7264263B2 (en) 2023-04-25
US20210384332A1 (en) 2021-12-09
WO2021049351A1 (en) 2021-03-18
DE112020000621T5 (en) 2021-10-14

Similar Documents

Publication Publication Date Title
US11094808B2 (en) Semiconductor device
JP2024028563A (en) semiconductor equipment
US20190027472A1 (en) Semiconductor device
US20180269202A1 (en) Semiconductor device
US10008590B2 (en) Semiconductor device with trench edge termination
JP6805655B2 (en) Semiconductor device
US11955540B2 (en) Semiconductor device and production method
JP7056031B2 (en) Semiconductor device
WO2019116696A1 (en) Semiconductor device
US11894426B2 (en) Semiconductor device and manufacturing method for semiconductor device
CN107845677B (en) Semiconductor device with a plurality of semiconductor chips
US10651302B2 (en) Semiconductor device
JP2022059083A (en) Semiconductor device
WO2019142706A1 (en) Semiconductor device
JP6708269B2 (en) Semiconductor device
US11264475B2 (en) Semiconductor device having a gate electrode formed in a trench structure
US10707300B2 (en) Semiconductor device
JP7115000B2 (en) semiconductor equipment
WO2018154963A1 (en) Semiconductor device
WO2021049351A1 (en) Semiconductor device
JP2019106506A (en) Semiconductor device
JP7156425B2 (en) semiconductor equipment
US11264491B2 (en) Semiconductor device for improving transistor characteristics during turn-on
JP2022016169A (en) Semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210824

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20221004

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20221130

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230314

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230327

R150 Certificate of patent or registration of utility model

Ref document number: 7264263

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150