JPWO2017209883A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2017209883A5 JPWO2017209883A5 JP2018555617A JP2018555617A JPWO2017209883A5 JP WO2017209883 A5 JPWO2017209883 A5 JP WO2017209883A5 JP 2018555617 A JP2018555617 A JP 2018555617A JP 2018555617 A JP2018555617 A JP 2018555617A JP WO2017209883 A5 JPWO2017209883 A5 JP WO2017209883A5
- Authority
- JP
- Japan
- Prior art keywords
- memory
- host
- processor
- coherence
- cache
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004044 response Effects 0.000 claims description 4
- 238000006243 chemical reaction Methods 0.000 claims 2
- 230000000875 corresponding Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 1
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/169,118 | 2016-05-31 | ||
US15/169,118 US10503641B2 (en) | 2016-05-31 | 2016-05-31 | Cache coherence for processing in memory |
PCT/US2017/030586 WO2017209883A1 (fr) | 2016-05-31 | 2017-05-02 | Cohérence de cache pour traitement en mémoire |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2019517687A JP2019517687A (ja) | 2019-06-24 |
JPWO2017209883A5 true JPWO2017209883A5 (fr) | 2022-07-15 |
JP7160682B2 JP7160682B2 (ja) | 2022-10-25 |
Family
ID=60418710
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018555617A Active JP7160682B2 (ja) | 2016-05-31 | 2017-05-02 | メモリにおける処理のためのキャッシュコヒーレンス |
Country Status (6)
Country | Link |
---|---|
US (1) | US10503641B2 (fr) |
EP (1) | EP3465445B1 (fr) |
JP (1) | JP7160682B2 (fr) |
KR (1) | KR102442079B1 (fr) |
CN (1) | CN109154910B (fr) |
WO (1) | WO2017209883A1 (fr) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10866900B2 (en) | 2017-10-17 | 2020-12-15 | Samsung Electronics Co., Ltd. | ISA extension for high-bandwidth memory |
US10365980B1 (en) * | 2017-10-31 | 2019-07-30 | EMC IP Holding Company LLC | Storage system with selectable cached and cacheless modes of operation for distributed storage virtualization |
US10474545B1 (en) | 2017-10-31 | 2019-11-12 | EMC IP Holding Company LLC | Storage system with distributed input-output sequencing |
KR20190075363A (ko) * | 2017-12-21 | 2019-07-01 | 삼성전자주식회사 | 반도체 메모리 장치, 이를 포함하는 메모리 시스템 및 메모리 모듈 |
US11288195B2 (en) * | 2019-03-22 | 2022-03-29 | Arm Limited | Data processing |
US10922236B2 (en) | 2019-04-04 | 2021-02-16 | Advanced New Technologies Co., Ltd. | Cascade cache refreshing |
CN110059023B (zh) * | 2019-04-04 | 2020-11-10 | 创新先进技术有限公司 | 一种刷新级联缓存的方法、系统及设备 |
US11126537B2 (en) * | 2019-05-02 | 2021-09-21 | Microsoft Technology Licensing, Llc | Coprocessor-based logging for time travel debugging |
CN111176582A (zh) * | 2019-12-31 | 2020-05-19 | 北京百度网讯科技有限公司 | 矩阵存储方法、矩阵访问方法、装置和电子设备 |
US11023375B1 (en) * | 2020-02-21 | 2021-06-01 | SiFive, Inc. | Data cache with hybrid writeback and writethrough |
US11467834B2 (en) * | 2020-04-01 | 2022-10-11 | Samsung Electronics Co., Ltd. | In-memory computing with cache coherent protocol |
KR20210154277A (ko) | 2020-06-11 | 2021-12-21 | 삼성전자주식회사 | 메모리 모듈 및 그의 동작 방법 |
US11360906B2 (en) | 2020-08-14 | 2022-06-14 | Alibaba Group Holding Limited | Inter-device processing system with cache coherency |
KR20220032366A (ko) | 2020-09-07 | 2022-03-15 | 삼성전자주식회사 | 가변적인 모드 설정을 수행하는 메모리 장치 및 그 동작방법 |
EP4024222A1 (fr) | 2021-01-04 | 2022-07-06 | Imec VZW | Circuit intégré avec partitionnement 3d |
JP2023007601A (ja) * | 2021-07-02 | 2023-01-19 | 株式会社日立製作所 | ストレージシステム制御方法及びストレージシステム |
US11989142B2 (en) | 2021-12-10 | 2024-05-21 | Samsung Electronics Co., Ltd. | Efficient and concurrent model execution |
US20230281128A1 (en) * | 2022-03-03 | 2023-09-07 | Samsung Electronics Co., Ltd. | Cache-coherent interconnect based near-data-processing accelerator |
US11809323B1 (en) * | 2022-06-22 | 2023-11-07 | Seagate Technology Llc | Maintaining real-time cache coherency during distributed computational functions |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0816474A (ja) * | 1994-06-29 | 1996-01-19 | Hitachi Ltd | マルチプロセッサシステム |
US5829034A (en) * | 1996-07-01 | 1998-10-27 | Sun Microsystems, Inc. | Method and apparatus for a coherence transformer with limited memory for connecting computer system coherence domains |
US6269428B1 (en) | 1999-02-26 | 2001-07-31 | International Business Machines Corporation | Method and system for avoiding livelocks due to colliding invalidating transactions within a non-uniform memory access system |
US6338123B2 (en) | 1999-03-31 | 2002-01-08 | International Business Machines Corporation | Complete and concise remote (CCR) directory |
US6751705B1 (en) * | 2000-08-25 | 2004-06-15 | Silicon Graphics, Inc. | Cache line converter |
US6463510B1 (en) * | 2000-12-29 | 2002-10-08 | Compaq Information Technologies Group, L.P. | Apparatus for identifying memory requests originating on remote I/O devices as noncacheable |
US6470429B1 (en) * | 2000-12-29 | 2002-10-22 | Compaq Information Technologies Group, L.P. | System for identifying memory requests as noncacheable or reduce cache coherence directory lookups and bus snoops |
US7177987B2 (en) | 2004-01-20 | 2007-02-13 | Hewlett-Packard Development Company, L.P. | System and method for responses between different cache coherency protocols |
US20050216637A1 (en) * | 2004-03-23 | 2005-09-29 | Smith Zachary S | Detecting coherency protocol mode in a virtual bus interface |
US7167956B1 (en) * | 2004-05-03 | 2007-01-23 | Sun Microsystems, Inc. | Avoiding inconsistencies between multiple translators in an object-addressed memory hierarchy |
US7552236B2 (en) | 2005-07-14 | 2009-06-23 | International Business Machines Corporation | Routing interrupts in a multi-node system |
US7395376B2 (en) | 2005-07-19 | 2008-07-01 | International Business Machines Corporation | Method, apparatus, and computer program product for a cache coherency protocol state that predicts locations of shared memory blocks |
US7376799B2 (en) | 2005-07-21 | 2008-05-20 | Hewlett-Packard Development Company, L.P. | System for reducing the latency of exclusive read requests in a symmetric multi-processing system |
US7748037B2 (en) | 2005-09-22 | 2010-06-29 | Intel Corporation | Validating a memory type modification attempt |
US8539164B2 (en) * | 2007-04-30 | 2013-09-17 | Hewlett-Packard Development Company, L.P. | Cache coherency within multiprocessor computer system |
US7941613B2 (en) | 2007-05-31 | 2011-05-10 | Broadcom Corporation | Shared memory architecture |
US8082400B1 (en) | 2008-02-26 | 2011-12-20 | Hewlett-Packard Development Company, L.P. | Partitioning a memory pool among plural computing nodes |
US8473644B2 (en) * | 2009-03-04 | 2013-06-25 | Freescale Semiconductor, Inc. | Access management technique with operation translation capability |
US8176220B2 (en) | 2009-10-01 | 2012-05-08 | Oracle America, Inc. | Processor-bus-connected flash storage nodes with caching to support concurrent DMA accesses from multiple processors |
US8543770B2 (en) * | 2010-05-26 | 2013-09-24 | International Business Machines Corporation | Assigning memory to on-chip coherence domains |
US20120124297A1 (en) | 2010-11-12 | 2012-05-17 | Jaewoong Chung | Coherence domain support for multi-tenant environment |
GB2499168B (en) * | 2010-11-26 | 2014-04-16 | Ibm | Cache coherency control method, system, and program |
US9753858B2 (en) | 2011-11-30 | 2017-09-05 | Advanced Micro Devices, Inc. | DRAM cache with tags and data jointly stored in physical rows |
KR101928770B1 (ko) | 2012-03-02 | 2018-12-13 | 에이알엠 리미티드 | 제1 및 제2의 프로토콜 도메인을 갖는 데이터 처리장치와, 그 데이터 처리장치의 방법 |
US20140018141A1 (en) * | 2012-07-11 | 2014-01-16 | Sergey Anikin | Method for expanding sales through computer game |
US8922243B2 (en) | 2012-12-23 | 2014-12-30 | Advanced Micro Devices, Inc. | Die-stacked memory device with reconfigurable logic |
KR101700545B1 (ko) * | 2012-10-22 | 2017-01-26 | 인텔 코포레이션 | 고성능 인터커넥트 코히어런스 프로토콜 |
US9442852B2 (en) | 2012-11-27 | 2016-09-13 | International Business Machines Corporation | Programmable coherent proxy for attached processor |
US9069674B2 (en) * | 2012-11-27 | 2015-06-30 | International Business Machines Corporation | Coherent proxy for attached processor |
US9235528B2 (en) | 2012-12-21 | 2016-01-12 | Advanced Micro Devices, Inc. | Write endurance management techniques in the logic layer of a stacked memory |
US9251069B2 (en) | 2012-12-21 | 2016-02-02 | Advanced Micro Devices, Inc. | Mechanisms to bound the presence of cache blocks with specific properties in caches |
US9170948B2 (en) | 2012-12-23 | 2015-10-27 | Advanced Micro Devices, Inc. | Cache coherency using die-stacked memory device with logic die |
US9135185B2 (en) | 2012-12-23 | 2015-09-15 | Advanced Micro Devices, Inc. | Die-stacked memory device providing data translation |
US9244629B2 (en) | 2013-06-25 | 2016-01-26 | Advanced Micro Devices, Inc. | Method and system for asymmetrical processing with managed data affinity |
US10838865B2 (en) | 2014-05-08 | 2020-11-17 | Micron Technology, Inc. | Stacked memory device system interconnect directory-based cache coherence methodology |
KR101887797B1 (ko) | 2014-05-08 | 2018-09-10 | 마이크론 테크놀로지, 인크. | 메모리 내 가벼운 일관성 |
US9542316B1 (en) * | 2015-07-23 | 2017-01-10 | Arteris, Inc. | System and method for adaptation of coherence models between agents |
-
2016
- 2016-05-31 US US15/169,118 patent/US10503641B2/en active Active
-
2017
- 2017-05-02 JP JP2018555617A patent/JP7160682B2/ja active Active
- 2017-05-02 EP EP17807176.7A patent/EP3465445B1/fr active Active
- 2017-05-02 WO PCT/US2017/030586 patent/WO2017209883A1/fr unknown
- 2017-05-02 KR KR1020187032457A patent/KR102442079B1/ko active IP Right Grant
- 2017-05-02 CN CN201780030262.4A patent/CN109154910B/zh active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3465445B1 (fr) | Cohérence de cache pour traitement en mémoire | |
JP6707605B2 (ja) | 異なるキャッシュ・コヒーレンス・ドメインの間の情報共有技法 | |
US10346302B2 (en) | Systems and methods for maintaining the coherency of a store coalescing cache and a load cache | |
JPWO2017209883A5 (fr) | ||
JP5714733B2 (ja) | キャッシュ競合の解決 | |
US8271735B2 (en) | Cache-coherency protocol with held state | |
US6976131B2 (en) | Method and apparatus for shared cache coherency for a chip multiprocessor or multiprocessor system | |
US7698508B2 (en) | System and method for reducing unnecessary cache operations | |
US5903911A (en) | Cache-based computer system employing memory control circuit and method for write allocation and data prefetch | |
TW201227300A (en) | Persistent memory for processor main memory | |
JP2019521409A (ja) | 仮想アドレスから物理アドレスへの変換を実行する入出力メモリ管理ユニットにおける複数のメモリ素子の使用 | |
JPH1125033A (ja) | バスブリッジ | |
CN116134475A (zh) | 计算机存储器扩展设备及其操作方法 | |
JP2004326758A (ja) | 局所的なキャッシュ・ブロック・フラッシュ命令 | |
US20030009638A1 (en) | Method and apparatus for maintaining cache coherence in a computer system | |
JP5587539B2 (ja) | ローカルメモリデータのコヒーレントなキャッシュ処理 | |
US7350032B2 (en) | Cache coherency protocol including generic transient states | |
JP2003281079A5 (fr) | ||
US20180189181A1 (en) | Data read method and apparatus | |
US11847062B2 (en) | Re-fetching data for L3 cache data evictions into a last-level cache | |
JPH0830568A (ja) | 分散メモリ型並列計算機のキャッシュ制御方式 | |
TWI758317B (zh) | 用於提供資料存取行為原子集的裝置及方法 | |
US8230173B2 (en) | Cache memory system, data processing apparatus, and storage apparatus | |
JP4948141B2 (ja) | バス制御装置 | |
JPH11149409A (ja) | メモリコントローラおよびコンピュータシステム |