JPS6491273A - Memory access control system - Google Patents

Memory access control system

Info

Publication number
JPS6491273A
JPS6491273A JP24885687A JP24885687A JPS6491273A JP S6491273 A JPS6491273 A JP S6491273A JP 24885687 A JP24885687 A JP 24885687A JP 24885687 A JP24885687 A JP 24885687A JP S6491273 A JPS6491273 A JP S6491273A
Authority
JP
Japan
Prior art keywords
processing unit
data bus
access
vector
memory access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24885687A
Other languages
Japanese (ja)
Other versions
JPH0690711B2 (en
Inventor
Shoji Nakatani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP24885687A priority Critical patent/JPH0690711B2/en
Publication of JPS6491273A publication Critical patent/JPS6491273A/en
Publication of JPH0690711B2 publication Critical patent/JPH0690711B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)

Abstract

PURPOSE:To minimize the deterioration of a throughput by providing the storage devices of more than one, and the first and second access request device groups of more than one, and dividing data buses into the number of the kinds of the memory access requesting device groups with respect to the access requests of respective groups. CONSTITUTION:The storage controllers 1 divide the data buses of inter-main storage device into two kinds of the memory access requesting device, a central processing unit 3, for example, and a vector processing unit 2, and classifies into a read data bus (dot lines) and a write data bus, where the access pipe lines of the central processing unit and the vector processing unit 2 can be used, and a read data bus and a write data bus (solid lines), where only the access pipe line of the vector processing unit can be used. Thus, either of two access pipe lines in the vector processing unit 2 is operated since the appearance frequency of a vector compression/enlargement conversion instruction is less compared to a general vector load/store instruction at the time of executing said instruction, for example.
JP24885687A 1987-10-01 1987-10-01 Memory access control method Expired - Lifetime JPH0690711B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24885687A JPH0690711B2 (en) 1987-10-01 1987-10-01 Memory access control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24885687A JPH0690711B2 (en) 1987-10-01 1987-10-01 Memory access control method

Publications (2)

Publication Number Publication Date
JPS6491273A true JPS6491273A (en) 1989-04-10
JPH0690711B2 JPH0690711B2 (en) 1994-11-14

Family

ID=17184441

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24885687A Expired - Lifetime JPH0690711B2 (en) 1987-10-01 1987-10-01 Memory access control method

Country Status (1)

Country Link
JP (1) JPH0690711B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8483873B2 (en) 2010-07-20 2013-07-09 Innvo Labs Limited Autonomous robotic life form

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8483873B2 (en) 2010-07-20 2013-07-09 Innvo Labs Limited Autonomous robotic life form

Also Published As

Publication number Publication date
JPH0690711B2 (en) 1994-11-14

Similar Documents

Publication Publication Date Title
AU578772B2 (en) Data processor system and method
EP0111840A3 (en) Access control method for multiprocessor systems
EP0307945A3 (en) Memory control apparatus for use in a data processing system
JPS6491273A (en) Memory access control system
EP0280019A3 (en) Method of controlling a computer to transfer blocks of data between bulk storage means and a memory
JPS57136203A (en) Process control system
JPH0341856B2 (en)
JPS5786968A (en) Doubled computer system
JPS6478361A (en) Data processing system
GB1520484A (en) Data processing system
JPS6476132A (en) Inter-storage unit page data transfer control system
EP0375892A3 (en) Data processing system
EP0187994A3 (en) Topologically-distributed-memory multiprocessor computer and method of electronic computation using said computer
JPH0254362A (en) Parallel process computer
JPS6476342A (en) Information processing system
JPS5759220A (en) Data transfer system
JPS63236153A (en) Storage device
JPS6413840A (en) Bus control system for store and forward switching processor
ES2002300A6 (en) Data processing system for processing units having different throughputs.
JPS56118164A (en) Processor of video information
JPS55127790A (en) Duplex system of exchange processing unit
JPS6426948A (en) Access control system
JPS6476163A (en) Vector instruction processing system
JPS643706A (en) Controller
EP0278263A3 (en) Multiple bus dma controller

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term