JPS6486640A - Gpib addition circuit - Google Patents
Gpib addition circuitInfo
- Publication number
- JPS6486640A JPS6486640A JP24263387A JP24263387A JPS6486640A JP S6486640 A JPS6486640 A JP S6486640A JP 24263387 A JP24263387 A JP 24263387A JP 24263387 A JP24263387 A JP 24263387A JP S6486640 A JPS6486640 A JP S6486640A
- Authority
- JP
- Japan
- Prior art keywords
- talker
- pseudo
- gpib
- signal
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Small-Scale Networks (AREA)
Abstract
PURPOSE:To initialize only an optional equipment by ORing a GPIB control signal inputted from a GPIB(General Purpose Interface Bus) bus and a pseudo control signal sent from a pseudo signal generating section at the input opera tion so as to input the result to the GPIB control section. CONSTITUTION:In bringing only a talker 3b in the initial state and in applying the power supply of, e.g., the talker 3b again from the nonpower supply, the talker 3b is initialized as follows. In applying the power supply of the talker 3b again, a pseudo signal generating section 15b generates a pseudo IFC(Inter Face Cliar) signal. The pseudo IFC signal is given to a GPIB control section 9b via an OR gate 21b and a bidirectional signal gate 19b to initialize the talker 3b. Thus, the power supply of an optional equipment is applied again in an optional timing without giving effect onto other equipment executing the data transfer and without deteriorating the throughput of the system operation such as the interruption of data transfer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24263387A JPS6486640A (en) | 1987-09-29 | 1987-09-29 | Gpib addition circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24263387A JPS6486640A (en) | 1987-09-29 | 1987-09-29 | Gpib addition circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6486640A true JPS6486640A (en) | 1989-03-31 |
Family
ID=17091956
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP24263387A Pending JPS6486640A (en) | 1987-09-29 | 1987-09-29 | Gpib addition circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6486640A (en) |
-
1987
- 1987-09-29 JP JP24263387A patent/JPS6486640A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
YU45696B (en) | COMMUNICATION MULTIPLEXER DEVICE WITH VARIABLE PRIORITY PROGRAM | |
JPS6486640A (en) | Gpib addition circuit | |
EP0639812A3 (en) | Synchronizing asynchronous circuits for testing operations. | |
GB1457929A (en) | Data transmissions system | |
SE9501608L (en) | Delay clock and data generator | |
JPS5391544A (en) | Installation system for input-output apparatus | |
JPS5465453A (en) | Interface system between multi-system logic units | |
JPS57199040A (en) | Synchronizing device for data transfer | |
JPS57154959A (en) | Microprocessor device | |
JPS57142076A (en) | Video switching device | |
JPS54114140A (en) | Delay control system for input/output control device | |
JPS57106936A (en) | Interface controlling system | |
JPS5496682A (en) | Supervisory operation panel signal input and output system | |
JPS53138250A (en) | Output buffer circuit | |
KR970009969B1 (en) | Data output device of semiconductor | |
JPS5727330A (en) | Process control device | |
JPS56111927A (en) | Clock control system | |
JPS57161901A (en) | Plant control device | |
JPS5413237A (en) | Interface circuit | |
JPS57111715A (en) | Clock switching system | |
JPS567125A (en) | Initializing system | |
JPS5440055A (en) | Loop transmission system | |
JPS57117035A (en) | Data transfer device of asynchronous device | |
SU1840275A1 (en) | Adaptive pseudorandom-sequence search device | |
JPS5493939A (en) | Interruption control system |