KR970009969B1 - Data output device of semiconductor - Google Patents

Data output device of semiconductor Download PDF

Info

Publication number
KR970009969B1
KR970009969B1 KR93028138A KR930028138A KR970009969B1 KR 970009969 B1 KR970009969 B1 KR 970009969B1 KR 93028138 A KR93028138 A KR 93028138A KR 930028138 A KR930028138 A KR 930028138A KR 970009969 B1 KR970009969 B1 KR 970009969B1
Authority
KR
South Korea
Prior art keywords
output
data
high potential
signal
control means
Prior art date
Application number
KR93028138A
Other languages
Korean (ko)
Other versions
KR950021546A (en
Inventor
Young-Hee Kim
Jae-Ik Do
Original Assignee
Hyundai Electronics Ind
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyundai Electronics Ind filed Critical Hyundai Electronics Ind
Priority to KR93028138A priority Critical patent/KR970009969B1/en
Publication of KR950021546A publication Critical patent/KR950021546A/en
Application granted granted Critical
Publication of KR970009969B1 publication Critical patent/KR970009969B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Logic Circuits (AREA)
  • Dram (AREA)

Abstract

a data input part for AND operation of data output enable signal and output data; an inverting part generating two inverted signals according to the output signal of the data input part; a power source potential control part maintaining the power source potential for the time set by one of the output signals of the inverting part; a high potential translator generating high potential according to the other output signal of the inverting part; a high potential transfer control means controlling the high potential transfer according to the output signal from the high potential translator and the inverting part; a low potential transfer control means generating a control signal according to the data output enable signal and the output data; and an output buffer outputting data according to the control signal of the power source potential control part, the high potential transfer control means and the low potential transfer control means.
KR93028138A 1993-12-17 1993-12-17 Data output device of semiconductor KR970009969B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR93028138A KR970009969B1 (en) 1993-12-17 1993-12-17 Data output device of semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR93028138A KR970009969B1 (en) 1993-12-17 1993-12-17 Data output device of semiconductor

Publications (2)

Publication Number Publication Date
KR950021546A KR950021546A (en) 1995-07-26
KR970009969B1 true KR970009969B1 (en) 1997-06-19

Family

ID=19371363

Family Applications (1)

Application Number Title Priority Date Filing Date
KR93028138A KR970009969B1 (en) 1993-12-17 1993-12-17 Data output device of semiconductor

Country Status (1)

Country Link
KR (1) KR970009969B1 (en)

Also Published As

Publication number Publication date
KR950021546A (en) 1995-07-26

Similar Documents

Publication Publication Date Title
TW353176B (en) A semiconductor device capable of holding signals independent of the pulse width of an external clock and a computer system including the semiconductor
DE60228083D1 (en) RECONFIGURABLE LOGIC DEVICE
TW374175B (en) Data output buffer control circuit of synchronous semiconductor memory device
KR960009247B1 (en) Data output buffer of semiconductor integrated circuit
TW359917B (en) Trigger voltage controllable Schmitt trigger circuit
TW353247B (en) Output buffer device
KR920015364A (en) Output buffer circuit
KR890007430A (en) Output circuit of semiconductor device
TW374170B (en) Clock-synchronized input circuit and semiconductor memory device that utilizes same
KR880009375A (en) Seamos address buffer
KR890013769A (en) Medium Potential Generation Circuit
TW359823B (en) Clocking scheme
KR970009969B1 (en) Data output device of semiconductor
WO1995006280A3 (en) Data transfer accelerating apparatus and method
TW431067B (en) Single source differential circuit
KR20050011954A (en) Semiconductor memory device having additive latency
JPS54152936A (en) Output buffer circuit
KR100190301B1 (en) Output circuit in synchronous memory device with pipeline output function
KR930022363A (en) Data output buffer using level conversion circuit
KR960036339A (en) Parallel / Sequential Mixed Analog / Digital Conversion Circuit
JPS53138250A (en) Output buffer circuit
JPS6473834A (en) Synchronizing system
KR960042337A (en) Random number generator using linear feedback shift register with changeable order
JPS56118148A (en) Control system for input and output
KR890002757A (en) Static RAM Chip Selector Access Time Reduction Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090922

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee