JPS6482821A - System and device for sequential decoding - Google Patents

System and device for sequential decoding

Info

Publication number
JPS6482821A
JPS6482821A JP23892387A JP23892387A JPS6482821A JP S6482821 A JPS6482821 A JP S6482821A JP 23892387 A JP23892387 A JP 23892387A JP 23892387 A JP23892387 A JP 23892387A JP S6482821 A JPS6482821 A JP S6482821A
Authority
JP
Japan
Prior art keywords
branch
bit
receiving
parity
reading
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23892387A
Other languages
Japanese (ja)
Other versions
JP2551027B2 (en
Inventor
Masayoshi Ohashi
Yutaka Yasuda
Yasuo Hirata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KDDI Corp
Original Assignee
Kokusai Denshin Denwa KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kokusai Denshin Denwa KK filed Critical Kokusai Denshin Denwa KK
Priority to JP62238923A priority Critical patent/JP2551027B2/en
Publication of JPS6482821A publication Critical patent/JPS6482821A/en
Application granted granted Critical
Publication of JP2551027B2 publication Critical patent/JP2551027B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Error Detection And Correction (AREA)

Abstract

PURPOSE:To widely reduce the number of times of metric operation by serially constituting a shift register, combining a time-varying decoding registering part to fix a tap and a dummy bit inserting pattern or using a time varying convolution coder. CONSTITUTION:An algorithm control part 60 sends an instruction to read a receiving series corresponding to the branch to be tried at present to an input output buffer memory part 10, and by receiving this, the input output buffer memory part 10 sends the receiving data series to the said branch from a read ing channel 11 toward a metric arithmetic part 50. On the when the said branch is composed of an information bit and a parity bit, a reading instruction is issued from the algorithm control part 60 to a reading channel 11 twice. After the signals are serially/parallelly converted in a serial parallel converting circuit 51, they enters comparators 52 and 53. When the said branch is composed of a parity bit only, first, a switch 81 is switched to an SW2 side, and after a dummy symbol corresponding to the information bit is sent, a parity receiving bit is transferred through the reading channel 11 to the serial parallel converting circuit 51.
JP62238923A 1987-09-25 1987-09-25 Sequential decoding method and device Expired - Lifetime JP2551027B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62238923A JP2551027B2 (en) 1987-09-25 1987-09-25 Sequential decoding method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62238923A JP2551027B2 (en) 1987-09-25 1987-09-25 Sequential decoding method and device

Publications (2)

Publication Number Publication Date
JPS6482821A true JPS6482821A (en) 1989-03-28
JP2551027B2 JP2551027B2 (en) 1996-11-06

Family

ID=17037282

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62238923A Expired - Lifetime JP2551027B2 (en) 1987-09-25 1987-09-25 Sequential decoding method and device

Country Status (1)

Country Link
JP (1) JP2551027B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01232830A (en) * 1988-03-14 1989-09-18 Nec Corp Error correcting/decoding device
JPH0818461A (en) * 1994-06-25 1996-01-19 Nec Corp Maximum likelihood error correction system and correction device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01232830A (en) * 1988-03-14 1989-09-18 Nec Corp Error correcting/decoding device
JPH0818461A (en) * 1994-06-25 1996-01-19 Nec Corp Maximum likelihood error correction system and correction device

Also Published As

Publication number Publication date
JP2551027B2 (en) 1996-11-06

Similar Documents

Publication Publication Date Title
CA1191962A (en) Parallel cyclic redundancy checking circuit
KR910003486A (en) Bit order switch
JPS5321542A (en) Error data memory circuit
JPS6482821A (en) System and device for sequential decoding
DE3881220D1 (en) COMMUNICATION MEDIA ELEMENT.
JPS5739671A (en) Shrinking system for facsimile picture signal
SU1605935A3 (en) Method and apparatus for recoding m-digit coded words
JPS5694596A (en) Memory control system
ES485207A1 (en) Error correction device in a coded-character recognition system.
ATE153457T1 (en) DATA MIXING CIRCUIT
JPS55136753A (en) Compressed data recovery system
SU1564633A1 (en) Device for addressing immediate-access memory
JPS579152A (en) Code converter
SU1501166A1 (en) Shift register
SU847509A1 (en) Decoder
SU993245A1 (en) Series binary code-to-unit counting code converter
JPS6449427A (en) Code converter
SU1103236A1 (en) Data loding device
JPS6464431A (en) Input and output signal supervising circuit
JPS56111350A (en) Error control system
SU1094034A2 (en) Device for majority sampling of signal
SU1487197A1 (en) Shift register
SU786030A1 (en) Erasing correcting device
SU1152017A2 (en) Device for reception and processing of redundant signals
SU830568A2 (en) Device for information exchange between registers