JPS6465649A - Address converter - Google Patents
Address converterInfo
- Publication number
- JPS6465649A JPS6465649A JP62223231A JP22323187A JPS6465649A JP S6465649 A JPS6465649 A JP S6465649A JP 62223231 A JP62223231 A JP 62223231A JP 22323187 A JP22323187 A JP 22323187A JP S6465649 A JPS6465649 A JP S6465649A
- Authority
- JP
- Japan
- Prior art keywords
- stack
- tlb
- mishit
- time
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To prevent the performance of a device from being reduced due to a mishit without increasing the number of sets in a class, by temporarily storing address converting information substituted for a TLB in a converting information stack and writing the information in the TLB when it is necessary. CONSTITUTION:At the time of detecting a TLB mishit by a control circuit at the time of retrieving the TLB, the converting information stack 8 is retrieved. At the time of the retrieval, a stack address forming circuit 11 successively forms addresses for reading out all entries 9 of the stack 8 by using an increment 12 and detects a stack hit. At the time of detecting a stack mishit, an address conversion request is generated, and if converting information outputted by the set substituting operation of the TLB 2 exists, the information is written in the stack 8. Even when set substitution in a specific class 3 of the TLB 3 is frequently generated, the set is rewritten from the stack 8 to the TLB 2 if necessary, so that the system performance can be prevented from being dropped due to the mishit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62223231A JPS6465649A (en) | 1987-09-07 | 1987-09-07 | Address converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62223231A JPS6465649A (en) | 1987-09-07 | 1987-09-07 | Address converter |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6465649A true JPS6465649A (en) | 1989-03-10 |
Family
ID=16794848
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62223231A Pending JPS6465649A (en) | 1987-09-07 | 1987-09-07 | Address converter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6465649A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0335336A (en) * | 1989-06-30 | 1991-02-15 | Toshiba Corp | Address translation buffer mechanism |
US5479629A (en) * | 1991-06-18 | 1995-12-26 | International Business Machines Corporation | Method and apparatus for translation request buffer and requestor table for minimizing the number of accesses to the same address |
-
1987
- 1987-09-07 JP JP62223231A patent/JPS6465649A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0335336A (en) * | 1989-06-30 | 1991-02-15 | Toshiba Corp | Address translation buffer mechanism |
US5479629A (en) * | 1991-06-18 | 1995-12-26 | International Business Machines Corporation | Method and apparatus for translation request buffer and requestor table for minimizing the number of accesses to the same address |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1988006760A3 (en) | Central processor unit for digital data processing system including write buffer management mechanism | |
EP1256879A3 (en) | Data processor having cache memory | |
KR880008171A (en) | Register device | |
JPS57185545A (en) | Information processor | |
TW371333B (en) | CAM accelerated buffer management | |
JPS6465649A (en) | Address converter | |
JPS5680872A (en) | Buffer memory control system | |
KR910018919A (en) | Data transmission device | |
JPS559228A (en) | Memory request control system | |
JPS6425235A (en) | Overlaying form managing device | |
KR860007590A (en) | Buffer Memory Control System | |
KR900013395A (en) | Address translator | |
JPS5533282A (en) | Buffer control system | |
JPS55105884A (en) | Address conversion device | |
JPS5724083A (en) | Buffer memory | |
JPS6491227A (en) | Character string retrieving device and control system therefor | |
JPS5733472A (en) | Memory access control system | |
JPS5786180A (en) | Memory device having address converting mechanism | |
JPS55105883A (en) | Address conversion device | |
JPS5750378A (en) | Control system of data processor | |
JPS55112688A (en) | Detection circuit for optional character | |
JPS6421549A (en) | Overflow predictive system for index order organizing file | |
JPS5542354A (en) | Diagnostic system for memory unit | |
JPS57135492A (en) | Control system for store buffer | |
EP0502206A4 (en) |