JPS6461837A - Memory control system - Google Patents
Memory control systemInfo
- Publication number
- JPS6461837A JPS6461837A JP62216322A JP21632287A JPS6461837A JP S6461837 A JPS6461837 A JP S6461837A JP 62216322 A JP62216322 A JP 62216322A JP 21632287 A JP21632287 A JP 21632287A JP S6461837 A JPS6461837 A JP S6461837A
- Authority
- JP
- Japan
- Prior art keywords
- pointer
- block
- stack
- address
- pointed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To write data with no useless action, by comparing a pointer with an access address and updating the pointer value based on the result of said comparison. CONSTITUTION:A V pointer 4 is updated by an updating means 6 based on the result of a comparing means 5 so that the pointer 4 points the highest one of the blocks containing stack points. The direct accesses are possible to the address and the block M pointed by a stack point since V bits are set at said address and block M. When the stack moves down by two positions, a block N is pointed. In such a case, a control means 7 is actuated so that an action similar to a cache mistake is carried out by the output of the means 5 since a V point is smaller than or equal to an access address. Then the block N is pointed again when the stack moves up by three positions. In this case, a cache mistake is caused without avoiding a block copying action only via a low-speed memory 3 since the V pointer is larger than the access address.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62216322A JPS6461837A (en) | 1987-09-01 | 1987-09-01 | Memory control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62216322A JPS6461837A (en) | 1987-09-01 | 1987-09-01 | Memory control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6461837A true JPS6461837A (en) | 1989-03-08 |
Family
ID=16686711
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62216322A Pending JPS6461837A (en) | 1987-09-01 | 1987-09-01 | Memory control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6461837A (en) |
-
1987
- 1987-09-01 JP JP62216322A patent/JPS6461837A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1488043A (en) | Data storage system | |
EP0251056A3 (en) | Cache tag lookaside | |
KR890003688B1 (en) | Buffer-storage control system | |
JPS5680872A (en) | Buffer memory control system | |
JPS6461837A (en) | Memory control system | |
KR890000977A (en) | Address translator | |
JPS5534314A (en) | Key memory system | |
JPS6431238A (en) | System for controlling store buffer | |
JPS54128639A (en) | Control system for cash memory | |
JPS5755581A (en) | Address converting system | |
JPS647144A (en) | Cache memory control system | |
JPS6467653A (en) | Cache memory for set associative system | |
JPS5733472A (en) | Memory access control system | |
JPS5786970A (en) | Doubled computer system | |
JPS5523555A (en) | Micro cash system having resident bit | |
JPS5564693A (en) | Buffer memory unit | |
JPS56105546A (en) | Memory mapping circuit | |
JPS54129934A (en) | Data access control system | |
JPS5614358A (en) | Operation log storing system | |
JPS641075A (en) | Picture processor | |
JPS5730171A (en) | Replacement control system of buffer memory | |
JPS57111740A (en) | Updating control system of program content | |
ATE135832T1 (en) | ARRANGEMENT FOR TRANSMITTING DATA WORDS DIVIDED INTO SEVERAL PARTS | |
JPS5643896A (en) | Key telephone control circuit | |
JPS6482240A (en) | Information processing system |