JPS6457788A - Multilayer interconnection substrate - Google Patents

Multilayer interconnection substrate

Info

Publication number
JPS6457788A
JPS6457788A JP21597087A JP21597087A JPS6457788A JP S6457788 A JPS6457788 A JP S6457788A JP 21597087 A JP21597087 A JP 21597087A JP 21597087 A JP21597087 A JP 21597087A JP S6457788 A JPS6457788 A JP S6457788A
Authority
JP
Japan
Prior art keywords
layer
conductor
circuit
insulating layer
conductor pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21597087A
Other languages
English (en)
Inventor
Mitsunori Yoshikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP21597087A priority Critical patent/JPS6457788A/ja
Publication of JPS6457788A publication Critical patent/JPS6457788A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298—Multilayer circuits

Landscapes

  • Structure Of Printed Boards (AREA)
JP21597087A 1987-08-28 1987-08-28 Multilayer interconnection substrate Pending JPS6457788A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21597087A JPS6457788A (en) 1987-08-28 1987-08-28 Multilayer interconnection substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21597087A JPS6457788A (en) 1987-08-28 1987-08-28 Multilayer interconnection substrate

Publications (1)

Publication Number Publication Date
JPS6457788A true JPS6457788A (en) 1989-03-06

Family

ID=16681255

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21597087A Pending JPS6457788A (en) 1987-08-28 1987-08-28 Multilayer interconnection substrate

Country Status (1)

Country Link
JP (1) JPS6457788A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0643402A2 (en) * 1989-08-18 1995-03-15 Mitsubishi Denki Kabushiki Kaisha Inductive structures for semiconductor integrated circuits

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5532046B2 (ja) * 1973-02-19 1980-08-22

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5532046B2 (ja) * 1973-02-19 1980-08-22

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0643402A2 (en) * 1989-08-18 1995-03-15 Mitsubishi Denki Kabushiki Kaisha Inductive structures for semiconductor integrated circuits

Similar Documents

Publication Publication Date Title
EP1271644A4 (en) CONNECTION PLATE, SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING THE CONNECTION PLATE
EP0489177A4 (en) Semiconductor device and method of manufacturing the same
JPS6450443A (en) Semiconductor device
EP0987748A3 (en) Multilayered circuit board for semiconductor chip module, and method of manufacturing the same
CA2084394A1 (en) Superconducting Multilayer Interconnection Formed of Oxide Superconductor Material and Method for Manufacturing the Same
EP0371861A3 (en) High density semiconductor structure and method of making the same
MY139629A (en) Method for fabricating semiconductor component
JPS6457788A (en) Multilayer interconnection substrate
JPS5797634A (en) Hybrid integrated circuit
IT1251005B (it) Struttura di interconnessione in un dispositivo a semiconduttore e relativo metodo
JPS5567158A (en) Inductor device of hybrid integrated circuit
JPS6428844A (en) Superconducting wiring
WO1992011743A3 (en) An interconnect structure for connecting electronic devices
JPS57166048A (en) Semiconductor integrated circuit
WO1995028000A3 (en) Method of manufacturing a semiconductor device with a multilayer wiring structure containing narrow vias
JPS6428891A (en) Multi-layer printed circuit board
JPS6435933A (en) Manufacture of multilayer interconnection semiconductor device
KR890005869A (ko) 회로기판의 공동에 붙박힌 액티브 디바이스를 갖는 반도체 모듈
JPS6424444A (en) Manufacture of semiconductor device
MY103155A (en) Printed circuit boards and method for manufacturing printed circuit boards
JPS6419759A (en) Semiconductor integrated circuit
JPH02116195A (ja) 多層厚膜混成集積回路
JPS6433994A (en) Multi-layer thick film hybrid integrated circuit
JPS6316482U (ja)
JPS6379677U (ja)